\n
address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection :
MODER
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MODER :
bits : 0 - 15 (16 bit)
access : read-write
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
IDR
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IDR :
bits : 0 - 15 (16 bit)
access : read-only
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
ODR
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ODR :
bits : 0 - 15 (16 bit)
access : read-write
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
BSRR
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BS :
bits : 0 - 15 (16 bit)
access : read-write
BR :
bits : 16 - 47 (32 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.