Embeetle, an IDE designed from scratch for embedded software developers.address_offset : 0x0 Bytes (0x0)
size : 0x2000 byte (0x0)
mem_usage : registers
protection :
Offset:0x00 I2Cn Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
NACK : NACK assert flag
bits : 1 - 2 (2 bit)
access : read-write
Enumeration:
0 : No action
No action
1 : Assert
Assert NACK during the acknowledge clock pulse on SCLn
End of enumeration elements list.
ACK : ACK assert flag
bits : 2 - 4 (3 bit)
access : read-write
Enumeration:
0 : No
Master: No action/Slave: Assert NACK after receiving
1 : Assert
Assert ACK during the acknowledge clock pulse on SCLn
End of enumeration elements list.
STO : STOP assert flag
bits : 4 - 8 (5 bit)
access : read-write
Enumeration:
0 : Idle
STOP condition idle
1 : Assert
Transmit a STOP condition in master mode, or recover from an error condition in slave mode
End of enumeration elements list.
STA : START assert flag
bits : 5 - 10 (6 bit)
access : read-write
Enumeration:
0 : No action
No START condition or Repeated START condition will be generated
1 : Assert
Enter master mode and transmit a START or Repeated START condition
End of enumeration elements list.
I2CMODE : I2C mode
bits : 7 - 14 (8 bit)
access : read-write
Enumeration:
0 : Standard/Fast mode
Standard/Fast mode
End of enumeration elements list.
I2CEN : I2Cn interface enable
bits : 8 - 16 (9 bit)
access : read-write
Enumeration:
0 : Disable
Disable I2C
1 : Enable
Enable I2C
End of enumeration elements list.
Offset:0x10 I2Cn Slave Address 0 Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADDR : I2Cn slave address 0
bits : 0 - 9 (10 bit)
access : read-write
GCEN : General call address enable
bits : 30 - 60 (31 bit)
access : read-write
Enumeration:
0 : Disable
Disable general call address
1 : Enable
Enable general call address (0x0)
End of enumeration elements list.
ADD_MODE : Slave address mode
bits : 31 - 62 (32 bit)
access : read-write
Enumeration:
0 : 0
7-bit slave address mode
1 : 1
10-bit slave address mode
End of enumeration elements list.
Offset:0x14 I2Cn Slave Address 1 Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADDR : I2Cn slave address 1
bits : 0 - 9 (10 bit)
access : read-write
Offset:0x18 I2Cn Slave Address 2 Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADDR : I2Cn slave address 2
bits : 0 - 9 (10 bit)
access : read-write
Offset:0x1C I2Cn Slave Address 3 Register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADDR : I2Cn slave address 3
bits : 0 - 9 (10 bit)
access : read-write
Offset:0x20 I2Cn SCL High Time Register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SCLH : SCLn High period time=(SCLHT+1)*I2Cn_PCLK cycle
bits : 0 - 7 (8 bit)
access : read-write
Offset:0x24 I2Cn SCL Low Time Register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SCLL : SCLn Low period time=(SCLLT+1)*I2Cn_PCLK cycle
bits : 0 - 7 (8 bit)
access : read-write
Offset:0x2C I2Cn Timeout Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TO : Timeout period time = TO*32*I2Cn_PCLK cycle
bits : 0 - 15 (16 bit)
access : read-write
Offset:0x30 I2Cn Monitor Mode Control Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MMEN : Monitor mode enable
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : Disable
Disable monitor mode
1 : Enable
Enable monitor mode
End of enumeration elements list.
SCLOEN : SCLn output enable
bits : 1 - 2 (2 bit)
access : read-write
Enumeration:
0 : Disable
Disable SCLn output, SCLn is forced High
1 : Enable
I2C module may hold the SCLn Low until it has time to respond to an I2C interrupt
End of enumeration elements list.
MATCH_ALL : Match address selection
bits : 2 - 4 (3 bit)
access : read-write
Enumeration:
0 : I2Cn_SLVADDR0~3
Interrupt will only be generated when the address matches one of the I2Cn_SLVADDR0~3 register
1 : All
Interrupt will be generated on ANY address received if in monitor mode
End of enumeration elements list.
Offset:0x04 I2Cn Status Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RX_DN : RX done status
bits : 0 - 0 (1 bit)
access : read-only
Enumeration:
0 : Not done
No RX with ACK/NACK transfer
1 : Done
8-bit RX with ACK/NACK transfer
End of enumeration elements list.
ACK_STAT : ACK done status
bits : 1 - 2 (2 bit)
access : read-only
Enumeration:
0 : No
No ACK received
1 : Done
Receive an ACK
End of enumeration elements list.
NACK_STAT : NACK done status
bits : 2 - 4 (3 bit)
access : read-only
Enumeration:
0 : No
No NACK received
1 : Done
Receive a NACK
End of enumeration elements list.
STOP_DN : STOP done status
bits : 3 - 6 (4 bit)
access : read-only
Enumeration:
0 : No
No STOP condition
1 : Done
Transmit or receive a STOP condition
End of enumeration elements list.
START_DN : START done status
bits : 4 - 8 (5 bit)
access : read-only
Enumeration:
0 : No
No START condition
1 : Assert
Transmit or receive a START condition
End of enumeration elements list.
MST : I2C master/slave status
bits : 5 - 10 (6 bit)
access : read-only
Enumeration:
0 : Slave
Act as Slave
1 : Master
Act as Master
End of enumeration elements list.
SLV_RX_HIT : Slave RX address hit flag
bits : 6 - 12 (7 bit)
access : read-only
Enumeration:
0 : 0
No matched slave address
1 : 1
Slave address hit, and is called for RX
End of enumeration elements list.
SLV_TX_HIT : Slave TX address hit flag
bits : 7 - 14 (8 bit)
access : read-only
Enumeration:
0 : 0
No matched slave address
1 : 1
Slave address hit, and is called for TX
End of enumeration elements list.
LOST_ARB : Lost arbitration status
bits : 8 - 16 (9 bit)
access : read-only
Enumeration:
0 : 0
Not lost arbitration
1 : 1
Lost arbitration
End of enumeration elements list.
TIMEOUT : Time-out status
bits : 9 - 18 (10 bit)
access : read-only
Enumeration:
0 : 0
No timeout
1 : 1
Timeout
End of enumeration elements list.
I2CIF : I2C interrupt flag
bits : 15 - 30 (16 bit)
access : read-write
Enumeration:
0 : 0
I2C status doesn't change
1 : 1
I2C status changes
End of enumeration elements list.
Offset:0x08 I2Cn TX Data Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Data : TX Data
bits : 0 - 7 (8 bit)
access : read-write
Offset:0x0C I2Cn RX Data Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
Data : RX Data received when RX_DN=1
bits : 0 - 7 (8 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.