\n
address_offset : 0x0 Bytes (0x0)
size : 0xD byte (0x0)
mem_usage : registers
protection : not protected
ADC Common status register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
AWD1 : Analog watchdog flag of ADC 1
bits : 0 - 0 (1 bit)
EOC1 : End of conversion of ADC 1
bits : 1 - 1 (1 bit)
JEOC1 : Injected channel end of conversion of ADC 1
bits : 2 - 2 (1 bit)
JSTRT1 : Injected channel Start flag of ADC 1
bits : 3 - 3 (1 bit)
STRT1 : Regular channel Start flag of ADC 1
bits : 4 - 4 (1 bit)
OVR1 : Overrun flag of ADC 1
bits : 5 - 5 (1 bit)
AWD2 : Analog watchdog flag of ADC 2
bits : 8 - 8 (1 bit)
EOC2 : End of conversion of ADC 2
bits : 9 - 9 (1 bit)
JEOC2 : Injected channel end of conversion of ADC 2
bits : 10 - 10 (1 bit)
JSTRT2 : Injected channel Start flag of ADC 2
bits : 11 - 11 (1 bit)
STRT2 : Regular channel Start flag of ADC 2
bits : 12 - 12 (1 bit)
OVR2 : Overrun flag of ADC 2
bits : 13 - 13 (1 bit)
AWD3 : Analog watchdog flag of ADC 3
bits : 16 - 16 (1 bit)
EOC3 : End of conversion of ADC 3
bits : 17 - 17 (1 bit)
JEOC3 : Injected channel end of conversion of ADC 3
bits : 18 - 18 (1 bit)
JSTRT3 : Injected channel Start flag of ADC 3
bits : 19 - 19 (1 bit)
STRT3 : Regular channel Start flag of ADC 3
bits : 20 - 20 (1 bit)
OVR3 : Overrun flag of ADC3
bits : 21 - 21 (1 bit)
ADC common control register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MULT : Multi ADC mode selection
bits : 0 - 4 (5 bit)
DELAY : Delay between 2 sampling phases
bits : 8 - 11 (4 bit)
DDS : DMA disable selection for multi-ADC mode
bits : 13 - 13 (1 bit)
DMA : Direct memory access mode for multi ADC mode
bits : 14 - 15 (2 bit)
ADCPRE : ADC prescaler
bits : 16 - 17 (2 bit)
VBATE : VBAT enable
bits : 22 - 22 (1 bit)
TSVREFE : Temperature sensor and VREFINT enable
bits : 23 - 23 (1 bit)
ADC common regular data register for dual and triple modes
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DATA1 : 1st data item of a pair of regular conversions
bits : 0 - 15 (16 bit)
DATA2 : 2nd data item of a pair of regular conversions
bits : 16 - 31 (16 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.