\n
address_offset : 0x0 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection :
Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DIV_SEL : No comment
bits : 0 - 1 (2 bit)
access : read-write
LVDEN : No comment
bits : 5 - 5 (1 bit)
access : read-write
ACT : No comment
bits : 6 - 6 (1 bit)
access : read-write
FLTEN : No comment
bits : 7 - 7 (1 bit)
access : read-write
FLTCLK_SEL : No comment
bits : 8 - 9 (2 bit)
access : read-write
FALLINTEN : No comment
bits : 12 - 12 (1 bit)
access : read-write
RISEINTEN : No comment
bits : 13 - 13 (1 bit)
access : read-write
HIGHINTEN : No comment
bits : 14 - 14 (1 bit)
access : read-write
INT_EN : No comment
bits : 15 - 15 (1 bit)
access : read-write
FLT_NUM : No comment
bits : 16 - 31 (16 bit)
access : read-write
LVD Status
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTF : No comment
bits : 0 - 0 (1 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.