\n

RTC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x2C byte (0x0)
mem_usage : registers
protection :

Registers

CR

ALM1TIME

ALM1DATE

ALM2PRD

CLKTRIM

ISR

INTCLR

WPR

CLKCR

TIME

DATE


CR

CR
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BYPSHAD RTC1HZOE FMT ALM1_INTEN ALM2_INTEN ALM1EN START

BYPSHAD : ADC Enable
bits : 0 - 0 (1 bit)
access : read-write

RTC1HZOE : ADC_ Start Control
bits : 1 - 1 (1 bit)
access : read-write

FMT : ADC Clock Select
bits : 2 - 2 (1 bit)
access : read-write

ALM1_INTEN : ADC Channel Select
bits : 4 - 4 (1 bit)
access : read-write

ALM2_INTEN : ADC Channel Select
bits : 5 - 5 (1 bit)
access : read-write

ALM1EN : ADC Sample Circle Select
bits : 6 - 6 (1 bit)
access : read-write

START : ADC Continue Convert Status Control
bits : 8 - 8 (1 bit)
access : read-write


ALM1TIME

ALM
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ALM1TIME ALM1TIME read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ALSEC ALMIN ALHOUR19 ALH20_PA ALWEEK

ALSEC : ADC_Channel 1 Result
bits : 0 - 6 (7 bit)
access : read-write

ALMIN : ADC_Channel 1 Result
bits : 8 - 14 (7 bit)
access : read-write

ALHOUR19 : ADC_Channel 1 Result
bits : 16 - 20 (5 bit)
access : read-write

ALH20_PA : ADC_Channel 1 Result
bits : 21 - 21 (1 bit)
access : read-write

ALWEEK : ADC_Channel 1 Result
bits : 24 - 26 (3 bit)
access : read-write


ALM1DATE

ALM
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ALM1DATE ALM1DATE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ALDAY ALMONTH ALCEN ALYEAR ALMSECEN ALMMINEN ALMHOUREN ALMWEEKEN ALMDAYEN ALMMONEN ALMYEAREN

ALDAY : ADC_Channel 2 Result
bits : 0 - 5 (6 bit)
access : read-write

ALMONTH : ADC_Channel 2 Result
bits : 8 - 12 (5 bit)
access : read-write

ALCEN : ADC_Channel 2 Result
bits : 15 - 15 (1 bit)
access : read-write

ALYEAR : ADC_Channel 2 Result
bits : 16 - 23 (8 bit)
access : read-write

ALMSECEN : ADC_Channel 2 Result
bits : 24 - 24 (1 bit)
access : read-write

ALMMINEN : ADC_Channel 2 Result
bits : 25 - 25 (1 bit)
access : read-write

ALMHOUREN : ADC_Channel 2 Result
bits : 26 - 26 (1 bit)
access : read-write

ALMWEEKEN : ADC_Channel 2 Result
bits : 27 - 27 (1 bit)
access : read-write

ALMDAYEN : ADC_Channel 2 Result
bits : 28 - 28 (1 bit)
access : read-write

ALMMONEN : ADC_Channel 2 Result
bits : 29 - 29 (1 bit)
access : read-write

ALMYEAREN : ADC_Channel 2 Result
bits : 30 - 30 (1 bit)
access : read-write


ALM2PRD

ALM PR
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ALM2PRD ALM2PRD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ALM2PR_CNT

ALM2PR_CNT : ADC_Channel 5 Result
bits : 0 - 3 (4 bit)
access : read-write


CLKTRIM

CAL
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CLKTRIM CLKTRIM read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TRIM MODE_1_0

TRIM : ADC_Channel 6 Result
bits : 0 - 7 (8 bit)
access : read-write

MODE_1_0 : ADC_Channel 6 Result
bits : 8 - 8 (1 bit)
access : read-write


ISR

Init
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ISR ISR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WAIT WAITF RSF ALM1_F ALM2_F

WAIT : ADC Channel 3 Result
bits : 0 - 0 (1 bit)
access : read-write

WAITF : ADC Channel 3 Result
bits : 1 - 1 (1 bit)
access : read-write

RSF : ADC Channel 3 Result
bits : 2 - 2 (1 bit)
access : read-write

ALM1_F : ADC Channel 3 Result
bits : 4 - 4 (1 bit)
access : read-write

ALM2_F : ADC Channel 3 Result
bits : 5 - 5 (1 bit)
access : read-write


INTCLR

Status Clean
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INTCLR INTCLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ALM1_CLR ALM2_CLR

ALM1_CLR : ADC_Channel 4 Result
bits : 4 - 4 (1 bit)
access : write-only

ALM2_CLR : ADC_Channel 4 Result
bits : 5 - 5 (1 bit)
access : write-only


WPR

RTC
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WPR WPR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WPR

WPR : ADC_Channel 7 Result
bits : 0 - 7 (8 bit)
access : write-only


CLKCR

CLKCR
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CLKCR CLKCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HXTDIV RTCCKSEL RTCCKEN

HXTDIV : ADC Convect Auto Triger 0
bits : 0 - 9 (10 bit)
access : read-write

RTCCKSEL : ADC Convect Auto Triger 1
bits : 16 - 17 (2 bit)
access : read-write

RTCCKEN : ADC_Convect mode Select
bits : 20 - 20 (1 bit)
access : read-write


TIME

TIME
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TIME TIME read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEC MIN HOUR19 H20_PA WEEK

SEC : ADC Continue Convect Channel 7-0 Enable
bits : 0 - 5 (6 bit)
access : read-write

MIN : ADC Continue Convect Times Config
bits : 8 - 14 (7 bit)
access : read-write

HOUR19 : ADC Convect Rounte Mode Select
bits : 16 - 20 (5 bit)
access : read-write

H20_PA : ADC Convect Rounte Mode Select
bits : 21 - 21 (1 bit)
access : read-write

WEEK : ADC Convect Rounte Mode Select
bits : 24 - 26 (3 bit)
access : read-write


DATE

DATE
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATE DATE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DAY MONTH CEN YEAR

DAY : ADC Channel 0 Result
bits : 0 - 5 (6 bit)
access : read-write

MONTH : ADC Channel 0 Result
bits : 8 - 12 (5 bit)
access : read-write

CEN : ADC Channel 0 Result
bits : 15 - 15 (1 bit)
access : read-write

YEAR : ADC Channel 0 Result
bits : 16 - 23 (8 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.