\n
address_offset : 0x0 Bytes (0x0)
size : 0x20 byte (0x0)
mem_usage : registers
protection :
UART1 Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RIEN : Receive Interrupt
bits : 0 - 0 (1 bit)
access : read-write
TIEN : Transmit Interrupt
bits : 1 - 1 (1 bit)
access : read-write
RB8 : Multi-communication bit
bits : 2 - 2 (1 bit)
access : read-write
TB8 : Multi-communication bit
bits : 3 - 3 (1 bit)
access : read-write
REN : Transmit and Receive Enable
bits : 4 - 4 (1 bit)
access : read-write
SM2 : UART multi-communication
bits : 5 - 5 (1 bit)
access : read-write
SM0_SM1 : UART mode control
bits : 6 - 7 (2 bit)
access : read-write
DBAUD : Baudrate double
bits : 9 - 9 (1 bit)
access : read-write
Interrupt flag Status Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RI : Reload value to use for 10ms timing
bits : 0 - 0 (1 bit)
access : read-only
TI : Clock Skew
bits : 1 - 1 (1 bit)
access : read-only
FE : No Ref
bits : 2 - 2 (1 bit)
access : read-only
UART0 Interruput flag Clear Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RICLR : Reload value to use for 10ms timing
bits : 0 - 0 (1 bit)
access : write-only
TICLR : Clock Skew
bits : 1 - 1 (1 bit)
access : write-only
FECLR : No Ref
bits : 2 - 2 (1 bit)
access : write-only
Baud Control Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BRG : Reload value to use for 10ms timing
bits : 0 - 15 (16 bit)
access : read-only
SELF_BRG : Clock Skew
bits : 16 - 16 (1 bit)
access : read-only
NOREF : No Ref
bits : 31 - 31 (1 bit)
access : read-only
Enumeration:
0 : 0
Ref Clk available
1 : 1
Ref Clk not available
End of enumeration elements list.
UART0 IrDA Control Register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PSC : Reload value to use for 10ms timing
bits : 0 - 7 (8 bit)
access : read-write
IREN : Clock Skew
bits : 8 - 8 (1 bit)
access : read-only
IRTXINV : No Ref
bits : 9 - 9 (1 bit)
access : read-write
IRRXINV : No Ref
bits : 10 - 10 (1 bit)
access : read-write
IRLPMODE : No Ref
bits : 11 - 11 (1 bit)
access : read-write
Data BUFF
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SBUF : Baudrate gennerate register
bits : 0 - 7 (8 bit)
access : read-write
Address Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SADDR : Current value
bits : 0 - 7 (8 bit)
access : read-write
Address Mask Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SADEN : Reload value to use for 10ms timing
bits : 0 - 7 (8 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.