\n

FLASH

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1C byte (0x0)
mem_usage : registers
protection :

Registers

CR

SLOCK0

SLOCK1

ISPCON

IFR

ICLR

BYPASS


CR

Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OP BUSY IE

OP : Flash Operation Mode
bits : 0 - 1 (2 bit)
access : read-write

BUSY : BUSY FLAG
bits : 2 - 2 (1 bit)
access : read-only

IE : IE
bits : 3 - 4 (2 bit)
access : read-write


SLOCK0

Sector Write Protect Register0
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SLOCK0 SLOCK0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SLOCK0_0 SLOCK0_1 SLOCK0_2 SLOCK0_3 SLOCK0_4 SLOCK0_5 SLOCK0_6 SLOCK0_7 SLOCK0_8 SLOCK0_9 SLOCK0_10 SLOCK0_11 SLOCK0_12 SLOCK0_13 SLOCK0_14 SLOCK0_15 SLOCK0_16 SLOCK0_17 SLOCK0_18 SLOCK0_19 SLOCK0_20 SLOCK0_21 SLOCK0_22 SLOCK0_23 SLOCK0_24 SLOCK0_25 SLOCK0_26 SLOCK0_27 SLOCK0_28 SLOCK0_29 SLOCK0_30 SLOCK0_31

SLOCK0_0 : SLOCK0
bits : 0 - 0 (1 bit)
access : read-write

SLOCK0_1 : SLOCK0
bits : 1 - 1 (1 bit)
access : read-write

SLOCK0_2 : SLOCK0
bits : 2 - 2 (1 bit)
access : read-write

SLOCK0_3 : SLOCK0
bits : 3 - 3 (1 bit)
access : read-write

SLOCK0_4 : SLOCK0
bits : 4 - 4 (1 bit)
access : read-write

SLOCK0_5 : SLOCK0
bits : 5 - 5 (1 bit)
access : read-write

SLOCK0_6 : SLOCK0
bits : 6 - 6 (1 bit)
access : read-write

SLOCK0_7 : SLOCK0
bits : 7 - 7 (1 bit)
access : read-write

SLOCK0_8 : SLOCK0
bits : 8 - 8 (1 bit)
access : read-write

SLOCK0_9 : SLOCK0
bits : 9 - 9 (1 bit)
access : read-write

SLOCK0_10 : SLOCK0
bits : 10 - 10 (1 bit)
access : read-write

SLOCK0_11 : SLOCK0
bits : 11 - 11 (1 bit)
access : read-write

SLOCK0_12 : SLOCK0
bits : 12 - 12 (1 bit)
access : read-write

SLOCK0_13 : SLOCK0
bits : 13 - 13 (1 bit)
access : read-write

SLOCK0_14 : SLOCK0
bits : 14 - 14 (1 bit)
access : read-write

SLOCK0_15 : SLOCK0
bits : 15 - 15 (1 bit)
access : read-write

SLOCK0_16 : SLOCK0
bits : 16 - 16 (1 bit)
access : read-write

SLOCK0_17 : SLOCK0
bits : 17 - 17 (1 bit)
access : read-write

SLOCK0_18 : SLOCK0
bits : 18 - 18 (1 bit)
access : read-write

SLOCK0_19 : SLOCK0
bits : 19 - 19 (1 bit)
access : read-write

SLOCK0_20 : SLOCK0
bits : 20 - 20 (1 bit)
access : read-write

SLOCK0_21 : SLOCK0
bits : 21 - 21 (1 bit)
access : read-write

SLOCK0_22 : SLOCK0
bits : 22 - 22 (1 bit)
access : read-write

SLOCK0_23 : SLOCK0
bits : 23 - 23 (1 bit)
access : read-write

SLOCK0_24 : SLOCK0
bits : 24 - 24 (1 bit)
access : read-write

SLOCK0_25 : SLOCK0
bits : 25 - 25 (1 bit)
access : read-write

SLOCK0_26 : SLOCK0
bits : 26 - 26 (1 bit)
access : read-write

SLOCK0_27 : SLOCK0
bits : 27 - 27 (1 bit)
access : read-write

SLOCK0_28 : SLOCK0
bits : 28 - 28 (1 bit)
access : read-write

SLOCK0_29 : SLOCK0
bits : 29 - 29 (1 bit)
access : read-write

SLOCK0_30 : SLOCK0
bits : 30 - 30 (1 bit)
access : read-write

SLOCK0_31 : SLOCK0
bits : 31 - 31 (1 bit)
access : read-write


SLOCK1

Sector Write Protect Register1
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SLOCK1 SLOCK1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SLOCK1_0 SLOCK1_1 SLOCK1_2 SLOCK1_3 SLOCK1_4 SLOCK1_5 SLOCK1_6 SLOCK1_7 SLOCK1_8 SLOCK1_9 SLOCK1_10 SLOCK1_11 SLOCK1_12 SLOCK1_13 SLOCK1_14 SLOCK1_15 SLOCK1_16 SLOCK1_17 SLOCK1_18 SLOCK1_19 SLOCK1_20 SLOCK1_21 SLOCK1_22 SLOCK1_23 SLOCK1_24 SLOCK1_25 SLOCK1_26 SLOCK1_27 SLOCK1_28 SLOCK1_29 SLOCK1_30 SLOCK1_31

SLOCK1_0 : SLOCK1
bits : 0 - 0 (1 bit)
access : read-write

SLOCK1_1 : SLOCK1
bits : 1 - 1 (1 bit)
access : read-write

SLOCK1_2 : SLOCK1
bits : 2 - 2 (1 bit)
access : read-write

SLOCK1_3 : SLOCK1
bits : 3 - 3 (1 bit)
access : read-write

SLOCK1_4 : SLOCK1
bits : 4 - 4 (1 bit)
access : read-write

SLOCK1_5 : SLOCK1
bits : 5 - 5 (1 bit)
access : read-write

SLOCK1_6 : SLOCK1
bits : 6 - 6 (1 bit)
access : read-write

SLOCK1_7 : SLOCK1
bits : 7 - 7 (1 bit)
access : read-write

SLOCK1_8 : SLOCK1
bits : 8 - 8 (1 bit)
access : read-write

SLOCK1_9 : SLOCK1
bits : 9 - 9 (1 bit)
access : read-write

SLOCK1_10 : SLOCK1
bits : 10 - 10 (1 bit)
access : read-write

SLOCK1_11 : SLOCK1
bits : 11 - 11 (1 bit)
access : read-write

SLOCK1_12 : SLOCK1
bits : 12 - 12 (1 bit)
access : read-write

SLOCK1_13 : SLOCK1
bits : 13 - 13 (1 bit)
access : read-write

SLOCK1_14 : SLOCK1
bits : 14 - 14 (1 bit)
access : read-write

SLOCK1_15 : SLOCK1
bits : 15 - 15 (1 bit)
access : read-write

SLOCK1_16 : SLOCK1
bits : 16 - 16 (1 bit)
access : read-write

SLOCK1_17 : SLOCK1
bits : 17 - 17 (1 bit)
access : read-write

SLOCK1_18 : SLOCK1
bits : 18 - 18 (1 bit)
access : read-write

SLOCK1_19 : SLOCK1
bits : 19 - 19 (1 bit)
access : read-write

SLOCK1_20 : SLOCK1
bits : 20 - 20 (1 bit)
access : read-write

SLOCK1_21 : SLOCK1
bits : 21 - 21 (1 bit)
access : read-write

SLOCK1_22 : SLOCK1
bits : 22 - 22 (1 bit)
access : read-write

SLOCK1_23 : SLOCK1
bits : 23 - 23 (1 bit)
access : read-write

SLOCK1_24 : SLOCK1
bits : 24 - 24 (1 bit)
access : read-write

SLOCK1_25 : SLOCK1
bits : 25 - 25 (1 bit)
access : read-write

SLOCK1_26 : SLOCK1
bits : 26 - 26 (1 bit)
access : read-write

SLOCK1_27 : SLOCK1
bits : 27 - 27 (1 bit)
access : read-write

SLOCK1_28 : SLOCK1
bits : 28 - 28 (1 bit)
access : read-write

SLOCK1_29 : SLOCK1
bits : 29 - 29 (1 bit)
access : read-write

SLOCK1_30 : SLOCK1
bits : 30 - 30 (1 bit)
access : read-write

SLOCK1_31 : SLOCK1
bits : 31 - 31 (1 bit)
access : read-write


ISPCON

Flash ISP Control register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ISPCON ISPCON read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ISP_CON

ISP_CON : ISP Function Config
bits : 0 - 0 (1 bit)
access : read-write


IFR

Interrupt flag Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IFR IFR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 IF0 IF1

IF0 : IF0
bits : 0 - 0 (1 bit)
access : read-only

IF1 : IF1
bits : 1 - 1 (1 bit)
access : read-only


ICLR

Interrupt Flag Clear Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICLR ICLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ICLR0 ICLR1

ICLR0 : ICLR0
bits : 0 - 0 (1 bit)
access : write-only

ICLR1 : ICLR1
bits : 1 - 1 (1 bit)
access : write-only


BYPASS

0X5A5A-0XA5A5 sequence Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BYPASS BYPASS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BYPASSSEQ

BYPASSSEQ : Reload value to use for 10ms timing
bits : 0 - 15 (16 bit)
access : write-only



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.