\n

SPM

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection :

Registers

PWR_MGR_CFG0

EN_PERIPH_SLEEP_ACK

EN_PERIPH_WAKEUP

WAKEUP_IRQ_STATUS

PWR_MGR_CFG1

PERIPH_SLEEP_ACK_STATUS


PWR_MGR_CFG0

Power Manage Config Register 0
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWR_MGR_CFG0 PWR_MGR_CFG0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWR_EN EN_FAST_BOOT EN_PVD EN_DPWRLVD EN_LVD EN_CAN0_FILTER EN_IO_SUS SLEEP_MODE

PWR_EN : SPM Power Control Enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

EN_FAST_BOOT : Enable Fast Boot Mode
bits : 1 - 1 (1 bit)
access : read-write

Enumeration:

#0 : 0

Dsable

#1 : 1

Enable

End of enumeration elements list.

EN_PVD : Enable Programmable Voltage Detect
bits : 2 - 2 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

EN_DPWRLVD : Enable Low Voltage Detect Power
bits : 3 - 3 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

EN_LVD : Enable Low Voltage Detect Function
bits : 4 - 4 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

EN_CAN0_FILTER : Enable CAN0 Filter Interrupt Wakeup
bits : 5 - 5 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

EN_IO_SUS : Enable IO Suspend In Stop Mode
bits : 7 - 7 (1 bit)
access : read-write

Enumeration:

#0 : 0

IO Keep Status

#1 : 1

IO Change To Suspend

End of enumeration elements list.

SLEEP_MODE : Mcu Sleep Mode
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

Stop Mode 0

#01 : 01

Stop Mode 1

#10 : 10

Standby Mode

End of enumeration elements list.


EN_PERIPH_SLEEP_ACK

Enable Periph Sleep Ack
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EN_PERIPH_SLEEP_ACK EN_PERIPH_SLEEP_ACK read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ACMP0 I2C0 I2C1 SPI0 SPI1 CAN0 UART0 UART1 UART2 DMA0 ADC0 EFLASH

ACMP0 : Enable ACMP0 Sleep ack
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

I2C0 : Enable I2C0 Sleep ACK
bits : 2 - 2 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

I2C1 : Enable I2C1 Sleep ACK
bits : 3 - 3 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

SPI0 : Enable SPI0 Sleep ACK
bits : 4 - 4 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

SPI1 : Enable SPI1 Sleep ACK
bits : 5 - 5 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

CAN0 : Enable CAN0 Sleep ACK
bits : 7 - 7 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

UART0 : Enable UART0 Sleep ACK
bits : 9 - 9 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

UART1 : Enable UART1 Sleep ACK
bits : 10 - 10 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

UART2 : Enable UART2 Sleep ACK
bits : 11 - 11 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

DMA0 : Enable DMA0 Sleep ACK
bits : 15 - 15 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

ADC0 : Enable ADC0 Sleep ACK
bits : 16 - 16 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

EFLASH : Enable Flash Sleep ACK
bits : 18 - 18 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.


EN_PERIPH_WAKEUP

Enable Periph Sleep Ack
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EN_PERIPH_WAKEUP EN_PERIPH_WAKEUP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ACMP0 I2C0 I2C1 SPI0 SPI1 CAN0 UART0 UART1 UART2 RTC ADC0 GPIO NMI PVD

ACMP0 : Enable ACMP0 Wakeup
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

I2C0 : Enable I2C0 Wakeup
bits : 2 - 2 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

I2C1 : Enable I2C1 Wakeup
bits : 3 - 3 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

SPI0 : Enable SPI0 Wakeup
bits : 4 - 4 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

SPI1 : Enable SPI1 Wakeup
bits : 5 - 5 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

CAN0 : Enable CAN0 Wakeup
bits : 7 - 7 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

UART0 : Enable UART0 Wakeup
bits : 9 - 9 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

UART1 : Enable UART1 Wakeup
bits : 10 - 10 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

UART2 : Enable UART2 Wakeup
bits : 11 - 11 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

RTC : Enable RTC Wakeup
bits : 15 - 15 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

ADC0 : Enable ADC0 Wakeup
bits : 16 - 16 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

GPIO : Enable GPIO Wakeup
bits : 17 - 17 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

NMI : Enable NMI Wakeup
bits : 18 - 18 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.

PVD : Enable PVD Wakeup
bits : 19 - 19 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable

#1 : 1

Enable

End of enumeration elements list.


WAKEUP_IRQ_STATUS

SPM Wakeup IRQ Status
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WAKEUP_IRQ_STATUS WAKEUP_IRQ_STATUS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ACMP0 I2C0 I2C1 SPI0 SPI1 CAN0 UART0 UART1 UART2 DMA0 ADC0 GPIO NMI PVD OVER_COUNT

ACMP0 : ACMP0 Wakeup Flag
bits : 0 - 0 (1 bit)
access : read-only

Enumeration:

#0 : 0

Invalid

#1 : 1

Valid

End of enumeration elements list.

I2C0 : I2C0 Wakeup Flag
bits : 2 - 2 (1 bit)
access : read-only

Enumeration:

#0 : 0

Invalid

#1 : 1

Valid

End of enumeration elements list.

I2C1 : I2C1 Wakeup Flag
bits : 3 - 3 (1 bit)
access : read-only

Enumeration:

#0 : 0

Invalid

#1 : 1

Valid

End of enumeration elements list.

SPI0 : SPI0 Wakeup Flag
bits : 4 - 4 (1 bit)
access : read-only

Enumeration:

#0 : 0

Invalid

#1 : 1

Valid

End of enumeration elements list.

SPI1 : SPI1 Wakeup Flag
bits : 5 - 5 (1 bit)
access : read-only

Enumeration:

#0 : 0

Invalid

#1 : 1

Valid

End of enumeration elements list.

CAN0 : CAN0 Wakeup Flag
bits : 7 - 7 (1 bit)
access : read-only

Enumeration:

#0 : 0

Invalid

#1 : 1

Valid

End of enumeration elements list.

UART0 : UART0 Wakeup Flag
bits : 9 - 9 (1 bit)
access : read-only

Enumeration:

#0 : 0

Invalid

#1 : 1

Valid

End of enumeration elements list.

UART1 : UART1 Wakeup Flag
bits : 10 - 10 (1 bit)
access : read-only

Enumeration:

#0 : 0

Invalid

#1 : 1

Valid

End of enumeration elements list.

UART2 : UART2 Wakeup Flag
bits : 11 - 11 (1 bit)
access : read-only

Enumeration:

#0 : 0

Invalid

#1 : 1

Valid

End of enumeration elements list.

DMA0 : DMA0 Wakeup Flag
bits : 15 - 15 (1 bit)
access : read-only

Enumeration:

#0 : 0

Invalid

#1 : 1

Valid

End of enumeration elements list.

ADC0 : ADC0 Wakeup Flag
bits : 16 - 16 (1 bit)
access : read-only

Enumeration:

#0 : 0

Invalid

#1 : 1

Valid

End of enumeration elements list.

GPIO : GPIO Wakeup fLAG
bits : 17 - 17 (1 bit)
access : read-only

Enumeration:

#0 : 0

Invalid

#1 : 1

Valid

End of enumeration elements list.

NMI : NMI Wakeup fLAG
bits : 18 - 18 (1 bit)
access : read-only

Enumeration:

#0 : 0

Invalid

#1 : 1

Valid

End of enumeration elements list.

PVD : PVD Wakeup fLAG
bits : 19 - 19 (1 bit)
access : read-only

Enumeration:

#0 : 0

Invalid

#1 : 1

Valid

End of enumeration elements list.

OVER_COUNT : SPM Overcount Wakeup fLAG
bits : 20 - 20 (1 bit)
access : read-only

Enumeration:

#0 : 0

Invalid

#1 : 1

Valid

End of enumeration elements list.


PWR_MGR_CFG1

Power Manage Config Register 1
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWR_MGR_CFG1 PWR_MGR_CFG1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PORLPVD SYSPLL_ON XOSC_HSEBYP XOSC_HSEON SYSPLL_RDY XOSC_RDY

PORLPVD : PVDLVD Level Set
bits : 0 - 3 (4 bit)
access : read-write

Enumeration:

#0010 : 0010

VLVDL=2.65V VPVDL=2.9V

#1010 : 1010

VLVDL=4.3V VPVDL=4.6V

End of enumeration elements list.

SYSPLL_ON : System PLL Enable
bits : 27 - 27 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable PLL

#1 : 1

Enable PLL

End of enumeration elements list.

XOSC_HSEBYP : Extern High-Speed Clock Bypass
bits : 28 - 28 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable XOSC HSE Bypass

#1 : 1

Enable XOSC HSE Bypass

End of enumeration elements list.

XOSC_HSEON : Extern High-Speed Clock Enable
bits : 29 - 29 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable XOSC HSE

#1 : 1

Enable XOSC HSE

End of enumeration elements list.

SYSPLL_RDY : System PLL Ready Flag
bits : 30 - 30 (1 bit)
access : read-only

Enumeration:

#0 : 0

Not Ready

#1 : 1

Ready

End of enumeration elements list.

XOSC_RDY : XOSC Clock Ready Flag
bits : 31 - 31 (1 bit)
access : read-only

Enumeration:

#0 : 0

Not Ready

#1 : 1

Ready

End of enumeration elements list.


PERIPH_SLEEP_ACK_STATUS

Periph Sleep Ack Status Set
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

PERIPH_SLEEP_ACK_STATUS PERIPH_SLEEP_ACK_STATUS read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ACMP0 I2C0 I2C1 SPI0 SPI1 CAN0 UART0 UART1 UART2 DMA0 ADC0 EFLASH

ACMP0 : ACMP0 Sleep ACK Status
bits : 0 - 0 (1 bit)
access : read-only

Enumeration:

#0 : 0

No ACK

#1 : 1

ACK

End of enumeration elements list.

I2C0 : I2C0 Sleep ACK Status
bits : 2 - 2 (1 bit)
access : read-only

Enumeration:

#0 : 0

No ACK

#1 : 1

ACK

End of enumeration elements list.

I2C1 : I2C1 Sleep ACK Status
bits : 3 - 3 (1 bit)
access : read-only

Enumeration:

#0 : 0

No ACK

#1 : 1

ACK

End of enumeration elements list.

SPI0 : SPI0 Sleep ACK Status
bits : 4 - 4 (1 bit)
access : read-only

Enumeration:

#0 : 0

No ACK

#1 : 1

ACK

End of enumeration elements list.

SPI1 : SPI1 Sleep ACK Status
bits : 5 - 5 (1 bit)
access : read-only

Enumeration:

#0 : 0

No ACK

#1 : 1

ACK

End of enumeration elements list.

CAN0 : CAN0 Sleep ACK Status
bits : 7 - 7 (1 bit)
access : read-only

Enumeration:

#0 : 0

No ACK

#1 : 1

ACK

End of enumeration elements list.

UART0 : UART0 Sleep ACK Status
bits : 9 - 9 (1 bit)
access : read-only

Enumeration:

#0 : 0

No ACK

#1 : 1

ACK

End of enumeration elements list.

UART1 : UART1 Sleep ACK Status
bits : 10 - 10 (1 bit)
access : read-only

Enumeration:

#0 : 0

No ACK

#1 : 1

ACK

End of enumeration elements list.

UART2 : UART2 Sleep ACK Status
bits : 11 - 11 (1 bit)
access : read-only

Enumeration:

#0 : 0

No ACK

#1 : 1

ACK

End of enumeration elements list.

DMA0 : DMA0 Sleep ACK Status
bits : 15 - 15 (1 bit)
access : read-only

Enumeration:

#0 : 0

No ACK

#1 : 1

ACK

End of enumeration elements list.

ADC0 : ADC0 Sleep ACK Status
bits : 16 - 16 (1 bit)
access : read-only

Enumeration:

#0 : 0

No ACK

#1 : 1

ACK

End of enumeration elements list.

EFLASH : Flash Idle Status
bits : 18 - 18 (1 bit)
access : read-only

Enumeration:

#0 : 0

Busy

#1 : 1

Idle

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.