\n

GPIO

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection :

Registers

PR

EXTICR0

EXTICR1

EXTICR2

EXTICR3

IMR

RTSR

FTSR


PR

EXTI Pending Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PR PR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PR0 PR1 PR2 PR3 PR4 PR5 PR6 PR7 PR8 PR9 PR10 PR11 PR12 PR13 PR14 PR15

PR0 : GPIOx_PIN0 exti flag
bits : 0 - 0 (1 bit)
access : read-write

PR1 : GPIOx_PIN1 exti flag
bits : 1 - 1 (1 bit)
access : read-write

PR2 : GPIOx_PIN2 exti flag
bits : 2 - 2 (1 bit)
access : read-write

PR3 : GPIOx_PIN3 exti flag
bits : 3 - 3 (1 bit)
access : read-write

PR4 : GPIOx_PIN4 exti flag
bits : 4 - 4 (1 bit)
access : read-write

PR5 : GPIOx_PIN5 exti flag
bits : 5 - 5 (1 bit)
access : read-write

PR6 : GPIOx_PIN6 exti flag
bits : 6 - 6 (1 bit)
access : read-write

PR7 : GPIOx_PIN7 exti flag
bits : 7 - 7 (1 bit)
access : read-write

PR8 : GPIOx_PIN8 exti flag
bits : 8 - 8 (1 bit)
access : read-write

PR9 : GPIOx_PIN9 exti flag
bits : 9 - 9 (1 bit)
access : read-write

PR10 : GPIOx_PIN10 exti flag
bits : 10 - 10 (1 bit)
access : read-write

PR11 : GPIOx_PIN11 exti flag
bits : 11 - 11 (1 bit)
access : read-write

PR12 : GPIOx_PIN12 exti flag
bits : 12 - 12 (1 bit)
access : read-write

PR13 : GPIOx_PIN13 exti flag
bits : 13 - 13 (1 bit)
access : read-write

PR14 : GPIOx_PIN14 exti flag
bits : 14 - 14 (1 bit)
access : read-write

PR15 : GPIOx_PIN15 exti flag
bits : 15 - 15 (1 bit)
access : read-write


EXTICR0

EXTI Control Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EXTICR0 EXTICR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EXTI0 EXTI1 EXTI2 EXTI3

EXTI0 : select PORTx for GPIOx_PIN0 external interrupt
bits : 0 - 3 (4 bit)
access : read-write

Enumeration:

#0000 : PA

PA[x] Pin

#0001 : PB

PB[x] Pin

#0010 : PC

PC[x] Pin

End of enumeration elements list.

EXTI1 : select PORTx for GPIOx_PIN1 external interrupt
bits : 4 - 7 (4 bit)
access : read-write

Enumeration:

#0000 : PA

PA[x] Pin

#0001 : PB

PB[x] Pin

#0010 : PC

PC[x] Pin

End of enumeration elements list.

EXTI2 : select PORTx for GPIOx_PIN2 external interrupt
bits : 8 - 11 (4 bit)
access : read-write

Enumeration:

#0000 : PA

PA[x] Pin

#0001 : PB

PB[x] Pin

#0010 : PC

PC[x] Pin

End of enumeration elements list.

EXTI3 : select PORTx for GPIOx_PIN4 external interrupt
bits : 12 - 15 (4 bit)
access : read-write

Enumeration:

#0000 : PA

PA[x] Pin

#0001 : PB

PB[x] Pin

#0010 : PC

PC[x] Pin

End of enumeration elements list.


EXTICR1

EXTI Control Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EXTICR1 EXTICR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EXTI0 EXTI1 EXTI2 EXTI3

EXTI0 : select PORTx for GPIOx_PIN0 external interrupt
bits : 0 - 3 (4 bit)
access : read-write

Enumeration:

#0000 : PA

PA[x] Pin

#0001 : PB

PB[x] Pin

#0010 : PC

PC[x] Pin

End of enumeration elements list.

EXTI1 : select PORTx for GPIOx_PIN1 external interrupt
bits : 4 - 7 (4 bit)
access : read-write

Enumeration:

#0000 : PA

PA[x] Pin

#0001 : PB

PB[x] Pin

#0010 : PC

PC[x] Pin

End of enumeration elements list.

EXTI2 : select PORTx for GPIOx_PIN2 external interrupt
bits : 8 - 11 (4 bit)
access : read-write

Enumeration:

#0000 : PA

PA[x] Pin

#0001 : PB

PB[x] Pin

#0010 : PC

PC[x] Pin

End of enumeration elements list.

EXTI3 : select PORTx for GPIOx_PIN4 external interrupt
bits : 12 - 15 (4 bit)
access : read-write

Enumeration:

#0000 : PA

PA[x] Pin

#0001 : PB

PB[x] Pin

#0010 : PC

PC[x] Pin

End of enumeration elements list.


EXTICR2

EXTI Control Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EXTICR2 EXTICR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EXTI0 EXTI1 EXTI2 EXTI3

EXTI0 : select PORTx for GPIOx_PIN0 external interrupt
bits : 0 - 3 (4 bit)
access : read-write

Enumeration:

#0000 : PA

PA[x] Pin

#0001 : PB

PB[x] Pin

#0010 : PC

PC[x] Pin

End of enumeration elements list.

EXTI1 : select PORTx for GPIOx_PIN1 external interrupt
bits : 4 - 7 (4 bit)
access : read-write

Enumeration:

#0000 : PA

PA[x] Pin

#0001 : PB

PB[x] Pin

#0010 : PC

PC[x] Pin

End of enumeration elements list.

EXTI2 : select PORTx for GPIOx_PIN2 external interrupt
bits : 8 - 11 (4 bit)
access : read-write

Enumeration:

#0000 : PA

PA[x] Pin

#0001 : PB

PB[x] Pin

#0010 : PC

PC[x] Pin

End of enumeration elements list.

EXTI3 : select PORTx for GPIOx_PIN4 external interrupt
bits : 12 - 15 (4 bit)
access : read-write

Enumeration:

#0000 : PA

PA[x] Pin

#0001 : PB

PB[x] Pin

#0010 : PC

PC[x] Pin

End of enumeration elements list.


EXTICR3

EXTI Control Register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EXTICR3 EXTICR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EXTI0 EXTI1 EXTI2 EXTI3

EXTI0 : select PORTx for GPIOx_PIN0 external interrupt
bits : 0 - 3 (4 bit)
access : read-write

Enumeration:

#0000 : PA

PA[x] Pin

#0001 : PB

PB[x] Pin

#0010 : PC

PC[x] Pin

End of enumeration elements list.

EXTI1 : select PORTx for GPIOx_PIN1 external interrupt
bits : 4 - 7 (4 bit)
access : read-write

Enumeration:

#0000 : PA

PA[x] Pin

#0001 : PB

PB[x] Pin

#0010 : PC

PC[x] Pin

End of enumeration elements list.

EXTI2 : select PORTx for GPIOx_PIN2 external interrupt
bits : 8 - 11 (4 bit)
access : read-write

Enumeration:

#0000 : PA

PA[x] Pin

#0001 : PB

PB[x] Pin

#0010 : PC

PC[x] Pin

End of enumeration elements list.

EXTI3 : select PORTx for GPIOx_PIN4 external interrupt
bits : 12 - 15 (4 bit)
access : read-write

Enumeration:

#0000 : PA

PA[x] Pin

#0001 : PB

PB[x] Pin

#0010 : PC

PC[x] Pin

End of enumeration elements list.


IMR

EXTI Mask Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IMR IMR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 IMR0 IMR1 IMR2 IMR3 IMR4 IMR5 IMR6 IMR7 IMR8 IMR9 IMR10 IMR11 IMR12 IMR13 IMR14 IMR15

IMR0 : GPIOx_PIN0 exti mask flag
bits : 0 - 0 (1 bit)
access : read-write

IMR1 : GPIOx_PIN1 exti mask flag
bits : 1 - 1 (1 bit)
access : read-write

IMR2 : GPIOx_PIN2 exti mask flag
bits : 2 - 2 (1 bit)
access : read-write

IMR3 : GPIOx_PIN3 exti mask flag
bits : 3 - 3 (1 bit)
access : read-write

IMR4 : GPIOx_PIN4 exti mask flag
bits : 4 - 4 (1 bit)
access : read-write

IMR5 : GPIOx_PIN5 exti mask flag
bits : 5 - 5 (1 bit)
access : read-write

IMR6 : GPIOx_PIN6 exti mask flag
bits : 6 - 6 (1 bit)
access : read-write

IMR7 : GPIOx_PIN7 exti mask flag
bits : 7 - 7 (1 bit)
access : read-write

IMR8 : GPIOx_PIN8 exti mask flag
bits : 8 - 8 (1 bit)
access : read-write

IMR9 : GPIOx_PIN9 exti mask flag
bits : 9 - 9 (1 bit)
access : read-write

IMR10 : GPIOx_PIN10 exti mask flag
bits : 10 - 10 (1 bit)
access : read-write

IMR11 : GPIOx_PIN11 exti mask flag
bits : 11 - 11 (1 bit)
access : read-write

IMR12 : GPIOx_PIN12 exti mask flag
bits : 12 - 12 (1 bit)
access : read-write

IMR13 : GPIOx_PIN13 exti mask flag
bits : 13 - 13 (1 bit)
access : read-write

IMR14 : GPIOx_PIN14 exti mask flag
bits : 14 - 14 (1 bit)
access : read-write

IMR15 : GPIOx_PIN15 exti mask flag
bits : 15 - 15 (1 bit)
access : read-write


RTSR

EXTI Rasing edge Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RTSR RTSR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RTSR0 RTSR1 RTSR2 RTSR3 RTSR4 RTSR5 RTSR6 RTSR7 RTSR8 RTSR9 RTSR10 RTSR11 RTSR12 RTSR13 RTSR14 RTSR15

RTSR0 : GPIOx_PIN0 exti rasing edge enable flag
bits : 0 - 0 (1 bit)
access : read-write

RTSR1 : GPIOx_PIN1 exti rasing edge enable flag
bits : 1 - 1 (1 bit)
access : read-write

RTSR2 : GPIOx_PIN2 exti rasing edge enable flag
bits : 2 - 2 (1 bit)
access : read-write

RTSR3 : GPIOx_PIN3 exti rasing edge enable flag
bits : 3 - 3 (1 bit)
access : read-write

RTSR4 : GPIOx_PIN4 exti rasing edge enable flag
bits : 4 - 4 (1 bit)
access : read-write

RTSR5 : GPIOx_PIN5 exti rasing edge enable flag
bits : 5 - 5 (1 bit)
access : read-write

RTSR6 : GPIOx_PIN6 exti rasing edge enable flag
bits : 6 - 6 (1 bit)
access : read-write

RTSR7 : GPIOx_PIN7 exti rasing edge enable flag
bits : 7 - 7 (1 bit)
access : read-write

RTSR8 : GPIOx_PIN8 exti rasing edge enable flag
bits : 8 - 8 (1 bit)
access : read-write

RTSR9 : GPIOx_PIN9 exti rasing edge enable flag
bits : 9 - 9 (1 bit)
access : read-write

RTSR10 : GPIOx_PIN10 exti rasing edge enable flag
bits : 10 - 10 (1 bit)
access : read-write

RTSR11 : GPIOx_PIN11 exti rasing edge enable flag
bits : 11 - 11 (1 bit)
access : read-write

RTSR12 : GPIOx_PIN12 exti rasing edge enable flag
bits : 12 - 12 (1 bit)
access : read-write

RTSR13 : GPIOx_PIN13 exti rasing edge enable flag
bits : 13 - 13 (1 bit)
access : read-write

RTSR14 : GPIOx_PIN14 exti rasing edge enable flag
bits : 14 - 14 (1 bit)
access : read-write

RTSR15 : GPIOx_PIN15 exti rasing edge enable flag
bits : 15 - 15 (1 bit)
access : read-write


FTSR

EXTI Falling edge Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FTSR FTSR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FTSR0 FTSR1 FTSR2 FTSR3 FTSR4 FTSR5 FTSR6 FTSR7 FTSR8 FTSR9 FTSR10 FTSR11 FTSR12 FTSR13 FTSR14 FTSR15

FTSR0 : GPIOx_PIN0 exti falling edge enable flag
bits : 0 - 0 (1 bit)
access : read-write

FTSR1 : GPIOx_PIN1 exti falling edge enable flag
bits : 1 - 1 (1 bit)
access : read-write

FTSR2 : GPIOx_PIN2 exti falling edge enable flag
bits : 2 - 2 (1 bit)
access : read-write

FTSR3 : GPIOx_PIN3 exti falling edge enable flag
bits : 3 - 3 (1 bit)
access : read-write

FTSR4 : GPIOx_PIN4 exti falling edge enable flag
bits : 4 - 4 (1 bit)
access : read-write

FTSR5 : GPIOx_PIN5 exti falling edge enable flag
bits : 5 - 5 (1 bit)
access : read-write

FTSR6 : GPIOx_PIN6 exti falling edge enable flag
bits : 6 - 6 (1 bit)
access : read-write

FTSR7 : GPIOx_PIN7 exti falling edge enable flag
bits : 7 - 7 (1 bit)
access : read-write

FTSR8 : GPIOx_PIN8 exti falling edge enable flag
bits : 8 - 8 (1 bit)
access : read-write

FTSR9 : GPIOx_PIN9 exti falling edge enable flag
bits : 9 - 9 (1 bit)
access : read-write

FTSR10 : GPIOx_PIN10 exti falling edge enable flag
bits : 10 - 10 (1 bit)
access : read-write

FTSR11 : GPIOx_PIN11 exti falling edge enable flag
bits : 11 - 11 (1 bit)
access : read-write

FTSR12 : GPIOx_PIN12 exti falling edge enable flag
bits : 12 - 12 (1 bit)
access : read-write

FTSR13 : GPIOx_PIN13 exti falling edge enable flag
bits : 13 - 13 (1 bit)
access : read-write

FTSR14 : GPIOx_PIN14 exti falling edge enable flag
bits : 14 - 14 (1 bit)
access : read-write

FTSR15 : GPIOx_PIN15 exti falling edge enable flag
bits : 15 - 15 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.