\n
address_offset : 0x0 Bytes (0x0)
size : 0x34 byte (0x0)
mem_usage : registers
protection :
ACMP Configuration Register 0
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MOD : ACMP sensitivity modes of the interrupt trigger
bits : 0 - 1 (2 bit)
access : read-write
Enumeration:
#00 : 00
ACMP interrupt on output falling edge.
#01 : 01
ACMP interrupt on output rising edge.
#10 : 10
ACMP interrupt on output falling edge.
#11 : 11
ACMP interrupt on output falling or rising edge.
End of enumeration elements list.
OPE : ACMP hall output Enable
bits : 2 - 2 (1 bit)
access : read-write
Enumeration:
#0 : 0
ACMP hall output Disabled.
#1 : 1
ACMP hall output enabled.
End of enumeration elements list.
OUTEN : ACMP Output Enable
bits : 3 - 3 (1 bit)
access : read-write
Enumeration:
#0 : 0
Disable ACMP OUTPUT.
#1 : 1
Enable ACMP OUTPUT.
End of enumeration elements list.
IE : ACMP Interrupt Enable
bits : 4 - 4 (1 bit)
access : read-write
Enumeration:
#0 : 0
Disable the ACMP Interrupt.
#1 : 1
Enable the ACMP Interrupt.
End of enumeration elements list.
EN : Analog Comparator Enable
bits : 7 - 7 (1 bit)
access : read-write
Enumeration:
#0 : 0
The ACMP is disabled.
#1 : 1
The ACMP is enabled.
End of enumeration elements list.
ACMP configuration register 4
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PLSEQ : ACMP polling channel sequence set
bits : 0 - 7 (8 bit)
access : read-write
ACMP data output register 0
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
O0 : ACMP polling mode channel 0 output
bits : 0 - 0 (1 bit)
O1 : ACMP polling mode channel 1 output
bits : 1 - 1 (1 bit)
O2 : ACMP polling mode channel 2 output
bits : 2 - 2 (1 bit)
O3 : ACMP polling mode channel 3 output
bits : 3 - 3 (1 bit)
O4 : ACMP polling mode channel 4 output
bits : 4 - 4 (1 bit)
O5 : ACMP polling mode channel 5 output
bits : 5 - 5 (1 bit)
O6 : ACMP polling mode channel 6 output
bits : 6 - 6 (1 bit)
O7 : ACMP polling mode channel 7 output
bits : 7 - 7 (1 bit)
O : ACMP normal mode output
bits : 8 - 8 (1 bit)
ACMP status register 0
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
F0 : ACMP polling mode channel 0 interrupt flag
bits : 0 - 0 (1 bit)
access : read-write
F1 : ACMP polling mode channel 1 interrupt flag
bits : 1 - 1 (1 bit)
access : read-write
F2 : ACMP polling mode channel 2 interrupt flag
bits : 2 - 2 (1 bit)
access : read-write
F3 : ACMP polling mode channel 3 interrupt flag
bits : 3 - 3 (1 bit)
access : read-write
F4 : ACMP polling mode channel 4 interrupt flag
bits : 4 - 4 (1 bit)
access : read-write
F5 : ACMP polling mode channel 5 interrupt flag
bits : 5 - 5 (1 bit)
access : read-write
F6 : ACMP polling mode channel 6 interrupt flag
bits : 6 - 6 (1 bit)
access : read-write
F7 : ACMP polling mode channel 7 interrupt flag
bits : 7 - 7 (1 bit)
access : read-write
F : ACMP normal mode interrupt flag
bits : 8 - 8 (1 bit)
access : read-write
WPF : ACMP low power mode wakeup interrupt flag
bits : 9 - 9 (1 bit)
access : read-write
ACMP polling frequency divider register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PLFD : ACMP polling mode frequency divider
bits : 0 - 1 (2 bit)
access : read-write
Enumeration:
#00 : 00
source_clk/256
#01 : 01
source_clk/100
#10 : 10
source_clk/70
#11 : 11
source_clk/50
End of enumeration elements list.
ACMP hall output A set register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OPASEL : ACMP Hall output A set
bits : 0 - 2 (3 bit)
access : read-write
Enumeration:
#000 : 000
polling channel 0
#001 : 001
polling channel 1
#010 : 010
polling channel 2
#011 : 011
polling channel 3
#100 : 100
polling channel 4
#101 : 101
polling channel 5
#110 : 110
polling channel 6
#111 : 111
polling channel 7
End of enumeration elements list.
ACMP hall output B set register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OPBSEL : ACMP Hall output B set
bits : 0 - 2 (3 bit)
access : read-write
Enumeration:
#000 : 000
polling channel 0
#001 : 001
polling channel 1
#010 : 010
polling channel 2
#011 : 011
polling channel 3
#100 : 100
polling channel 4
#101 : 101
polling channel 5
#110 : 110
polling channel 6
#111 : 111
polling channel 7
End of enumeration elements list.
ACMP hall output C set register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OPCSEL : ACMP Hall output C set
bits : 0 - 2 (3 bit)
access : read-write
Enumeration:
#000 : 000
polling channel 0
#001 : 001
polling channel 1
#010 : 010
polling channel 2
#011 : 011
polling channel 3
#100 : 100
polling channel 4
#101 : 101
polling channel 5
#110 : 110
polling channel 6
#111 : 111
polling channel 7
End of enumeration elements list.
ACMP DAC reference select register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DACREF : ACMP DAC reference select
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#0 : 0
DAC selects bandgap as reference
#1 : 1
DAC selects Vdd as reference
End of enumeration elements list.
ACMP Configuration Register 1
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
NSEL : ACMP Negative Input Select
bits : 0 - 3 (4 bit)
access : read-write
Enumeration:
#0000 : 0000
External input 0
#0001 : 0001
External input 1
#0010 : 0010
External input 2
#0011 : 0011
External input 3
#0100 : 0100
External input 4
#0101 : 0101
External input 5
#0110 : 0110
External input 6
#0111 : 0111
DAC output
End of enumeration elements list.
PSEL : ACMP Positive Input Select
bits : 4 - 7 (4 bit)
access : read-write
Enumeration:
#0000 : 0000
External input 0
#0001 : 0001
External input 1
#0010 : 0010
External input 2
#0011 : 0011
External input 3
#0100 : 0100
External input 4
#0101 : 0101
External input 5
#0110 : 0110
External input 6
#0111 : 0111
DAC output
End of enumeration elements list.
ACMP configuration register 2
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DACVAL : DAC Output Value
bits : 0 - 5 (6 bit)
access : read-write
DACEN : DAC Enable
bits : 7 - 7 (1 bit)
access : read-write
Enumeration:
#0 : 0
The DAC is disabled
#1 : 1
The DAC is enabled
End of enumeration elements list.
ACMP configuration register 3
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
NSPLEN : ACMP negative input polling mode enable
bits : 3 - 3 (1 bit)
access : read-write
Enumeration:
#0 : 0
ACMP negative input polling mode disabled
#1 : 1
ACMP negative input polling mode enabled
End of enumeration elements list.
PSPLEN : ACMP positive input polling mode enable
bits : 7 - 7 (1 bit)
access : read-write
Enumeration:
#0 : 0
ACMP positive input polling mode disabled
#1 : 1
ACMP positive input polling mode enabled
End of enumeration elements list.
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.