\n
address_offset : 0x0 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection :
DATA Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Load Data or Seed
bits : 0 - 31 (32 bit)
access : read-write
POLY Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
POLY : Load Polynomial
bits : 0 - 31 (32 bit)
access : read-write
Control Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TCRC : 16 or 32 CRC Type
bits : 0 - 0 (1 bit)
access : read-write
WAS : Decide Load Data or Seed
bits : 1 - 1 (1 bit)
access : read-write
FXOR : Complement Read Of CRC Check Result
bits : 2 - 2 (1 bit)
access : read-write
TOTR : Type Of Transpose For Read Check Result
bits : 4 - 5 (2 bit)
access : read-write
TOTW : Type Of Transpose For Write Check Data
bits : 6 - 7 (2 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.