Embeetle, an IDE designed from scratch for embedded software developers.address_offset : 0x0 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection :
SRAM ECC status and control register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ERR2_IRQEN : ECC 2 bit error interrupt enable
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
#0 : 0
ECC 2 bit error interrupt disabled
#1 : 1
ECC 2 bit error interrupt enabled
End of enumeration elements list.
ERR2_STATUS : ECC 2 bit error status
bits : 2 - 2 (1 bit)
access : read-only
Enumeration:
#0 : 0
ECC 2 bit error is inactive
#1 : 1
ECC 2 bit error is active
End of enumeration elements list.
ERR_STATUS : ECC (2bit/1)bit error status
bits : 4 - 5 (2 bit)
access : read-write
Enumeration:
#00 : 00
ECC has no error
#01 : 01
ECC 2 bit error is active
#10 : #10
ECC 1 bit error is active
#11 : 11
ECC 1 bit error is active
End of enumeration elements list.
ECC 1 bit error address
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ERR1_ADDR : ECC 1 bit Error Address
bits : 0 - 12 (13 bit)
access : read-only
ECC 2 bit error address
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ERR2_ADDR : ECC 2 bit Error Address
bits : 0 - 12 (13 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.