\n
address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection :
FLASH_IAPKEY
address_offset : 0x0 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IAPKEY : In-Application Programming flash key
bits : 0 - 31 (32 bit)
access : read-write
FLASH_IAP_CR3
address_offset : 0x10 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IAPVFY : IAP voltage verify
bits : 0 - 0 (1 bit)
access : read-write
FLASH_IAP_CR4
address_offset : 0x14 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IAPADDR : In-Application Programming flash address
bits : 0 - 31 (32 bit)
access : read-write
FLASH_IAP_CR5
address_offset : 0x18 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IAPDATA : In-Application Programming flash data
bits : 0 - 31 (32 bit)
access : read-write
FLASH_PDKEYR
address_offset : 0x20 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FL_PDKEYR : Flash power-down key
bits : 0 - 31 (32 bit)
access : read-write
FLASH_PD_CSR
address_offset : 0x24 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FL_PDCTRL : Flash power-down during Run mode and Sleep/Sleep0/Sleep1 mode
bits : 0 - 0 (1 bit)
access : read-write
FL_WAKEUP : Flash wake up mode selection
bits : 1 - 2 (2 bit)
access : read-write
FL_PDTYPE : Flash power-down type selection
bits : 8 - 16 (9 bit)
access : read-write
FL_STB_F : Flash power-on stable flag
bits : 10 - 20 (11 bit)
access : read-only
CHIPPT
address_offset : 0x30 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CHIPPT : Chip protect level
bits : 0 - 7 (8 bit)
access : read-only
FRDP1
address_offset : 0x34 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FRDPA_START : Flash read protect start address
bits : 0 - 15 (16 bit)
access : read-write
FRDPA_SEC : Flash read protect section count.
bits : 16 - 36 (21 bit)
access : read-write
FRDPA_EN : Flash read protect area A
bits : 31 - 62 (32 bit)
access : read-write
FRDP2
address_offset : 0x38 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FRDPB_START : Flash read protect start address
bits : 0 - 15 (16 bit)
access : read-write
FRDPB_SEC : Flash read protect section count.
bits : 16 - 36 (21 bit)
access : read-write
FRDPB_EN : Flash read protect area B
bits : 31 - 62 (32 bit)
access : read-write
FWRP1
address_offset : 0x3C Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FWRPA_START : Flash write protect start address
bits : 0 - 15 (16 bit)
access : read-write
FWRPA_SEC : Flash write protect section count
bits : 16 - 36 (21 bit)
access : read-write
FWRPA_EN : Flash write protect area A
bits : 31 - 62 (32 bit)
access : read-write
FLASH_IAP_CR0
address_offset : 0x4 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IAP_PWR : IAP page write
bits : 0 - 0 (1 bit)
access : read-write
IAP_WPROG : IAP word program
bits : 1 - 2 (2 bit)
access : read-write
IAP_CERASE : IAP chip erase
bits : 8 - 16 (9 bit)
access : read-write
IAP_PERASE : IAP page erase
bits : 9 - 18 (10 bit)
access : read-write
IAP_SERASE : IAP sector erase
bits : 10 - 20 (11 bit)
access : read-write
FWRP2
address_offset : 0x40 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FWRPB_START : Flash write protect start address
bits : 0 - 15 (16 bit)
access : read-write
FWRPB_SEC : Flash write protect section count
bits : 16 - 36 (21 bit)
access : read-write
FWRPB_EN : Flash write protect area B
bits : 31 - 62 (32 bit)
access : read-write
FLASH_IAP_CR1
address_offset : 0x8 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IAP_FINISH : IAP finish flag
bits : 0 - 0 (1 bit)
access : read-write
IAP_LVD_EN : IAP LVD enable
bits : 8 - 16 (9 bit)
access : read-write
IAP_LVF : IAP Low Voltage Flag
bits : 9 - 18 (10 bit)
access : read-write
IAP_LVD_STB : IAP LVD stable
bits : 15 - 30 (16 bit)
access : read-write
FLASH_IAP_CR2
address_offset : 0xC Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PSAVE : signal set-up time
bits : 0 - 0 (1 bit)
access : read-write
PSAVE_AUTO_EN : Auto set PSAVE in Run mode
bits : 1 - 2 (2 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.