\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection : not protected
AF remap and debug I/O configuration register (AFIO_PCFR1)
address_offset : 0x4 Bytes (0x0)
size : 32 bit
reset_value : 0x0
reset_Mask : 0x0
SPI1_RM : SPI1 remapping
bits : 0 - 0 (1 bit)
access : read-write
I2C1_RM : I2C1 remapping
bits : 1 - 1 (1 bit)
access : read-write
USART1_RM : USART1 remapping
bits : 2 - 2 (1 bit)
access : read-write
TIM1_RM : TIM1 remapping
bits : 6 - 7 (2 bit)
access : read-write
TIM2_RM : TIM2 remapping
bits : 8 - 9 (2 bit)
access : read-write
PA12_RM : Port A1/Port A2 mapping on OSCIN/OSCOUT
bits : 15 - 15 (1 bit)
access : read-write
ADC1_ETRGINJ_RM : ADC 1 External trigger injected conversion remapping
bits : 17 - 17 (1 bit)
access : read-write
ADC1_ETRGREG_RM : ADC 1 external trigger regular conversion remapping
bits : 18 - 18 (1 bit)
access : read-write
USART1REMAP1 : USART1 remapping
bits : 21 - 21 (1 bit)
access : read-write
I2C1REMAP1 : I2C1 remapping
bits : 22 - 22 (1 bit)
access : read-write
TIM1_1_RM : TIM1_CH1 channel selection
bits : 23 - 23 (1 bit)
access : read-write
SWCFG : Serial wire JTAG configuration
bits : 24 - 26 (3 bit)
access : write-only
External interrupt configuration register (AFIO_EXTICR)
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EXTI0 : EXTI0 configuration
bits : 0 - 1 (2 bit)
EXTI1 : EXTI1 configuration
bits : 2 - 3 (2 bit)
EXTI2 : EXTI2 configuration
bits : 4 - 5 (2 bit)
EXTI3 : EXTI3 configuration
bits : 6 - 7 (2 bit)
EXTI4 : EXTI4 configuration
bits : 8 - 9 (2 bit)
EXTI5 : EXTI5 configuration
bits : 10 - 11 (2 bit)
EXTI6 : EXTI6 configuration
bits : 12 - 13 (2 bit)
EXTI7 : EXTI7 configuration
bits : 14 - 15 (2 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.