\n

EXTEND

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :

Registers

EXTEND (EXTEND_CTR)


EXTEND (EXTEND_CTR)

EXTEND register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
reset_value : 0x0
reset_Mask : 0x0

EXTEND EXTEND 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 USBDLS USBDPU ETH_10M_EN ETH_RGMII_EN PLL_HSI_PRE LOCKUP_EN LOCKUP_RSTF ULLDO_TRIM LDO_TRIM HSE_KEEP_LP

USBDLS : USBD Lowspeed Enable
bits : 0 - 0 (1 bit)
access : read-write

USBDPU : USBD pullup Enable
bits : 1 - 1 (1 bit)
access : read-write

ETH_10M_EN : ETH 10M Enable
bits : 2 - 2 (1 bit)
access : read-write

ETH_RGMII_EN : ETH RGMII Enable
bits : 3 - 3 (1 bit)
access : read-write

PLL_HSI_PRE : Whether HSI is divided
bits : 4 - 4 (1 bit)
access : read-write

LOCKUP_EN : LOCKUP_Eable
bits : 6 - 6 (1 bit)
access : read-write

LOCKUP_RSTF : LOCKUP RESET
bits : 7 - 7 (1 bit)
access : read/clear

ULLDO_TRIM : ULLDO_TRIM
bits : 8 - 9 (2 bit)
access : read-write

LDO_TRIM : LDO_TRIM
bits : 10 - 11 (2 bit)
access : read-write

HSE_KEEP_LP : HSE_KEEP_LP
bits : 12 - 12 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.