\n

OPA

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x200 byte (0x0)
mem_usage : registers
protection :

Registers

CR


CR

Control register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
reset_value : 0x0
reset_Mask : 0x0

CR CR 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN1 MODE1 NSEL1 PSEL1 EN2 MODE2 NSEL2 PSEL2 EN3 MODE3 NSEL3 PSEL3 EN4 MODE4 NSEL4 PSEL4

EN1 : OPA Enable1
bits : 0 - 0 (1 bit)
access : read-write

MODE1 : OPA MODE1
bits : 1 - 1 (1 bit)
access : read-write

NSEL1 : OPA NSEL1
bits : 2 - 2 (1 bit)
access : read-write

PSEL1 : OPA PSEL1
bits : 3 - 3 (1 bit)
access : read-write

EN2 : OPA Enable2
bits : 4 - 4 (1 bit)
access : read-write

MODE2 : OPA MODE2
bits : 5 - 5 (1 bit)
access : read-write

NSEL2 : OPA NSEL2
bits : 6 - 6 (1 bit)
access : read-write

PSEL2 : OPA PSEL2
bits : 7 - 7 (1 bit)
access : read-write

EN3 : OPA Eable3
bits : 8 - 8 (1 bit)
access : read-write

MODE3 : OPA MODE3
bits : 9 - 9 (1 bit)
access : read-write

NSEL3 : OPA NSEL3
bits : 10 - 10 (1 bit)
access : read-write

PSEL3 : OPA PSEL3
bits : 11 - 11 (1 bit)
access : read-write

EN4 : OPA Enable4
bits : 12 - 12 (1 bit)
access : read-write

MODE4 : OPA MODE4
bits : 13 - 13 (1 bit)
access : read-write

NSEL4 : OPA NSEL4
bits : 14 - 14 (1 bit)
access : read-write

PSEL4 : OPA PSEL4
bits : 15 - 15 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.