\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :
Backup data register (BKP_DR)
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D4 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D5 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D6 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D7 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D8 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D9 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D10 : Backup data
bits : 0 - 15 (16 bit)
RTC clock calibration register
(BKP_OCTLR)
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CAL : Calibration value
bits : 0 - 6 (7 bit)
CCO : Calibration Clock Output
bits : 7 - 7 (1 bit)
ASOE : Alarm or second output
enable
bits : 8 - 8 (1 bit)
ASOS : Alarm or second output
selection
bits : 9 - 9 (1 bit)
Backup control register
(BKP_TPCTLR)
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TPE : Tamper pin enable
bits : 0 - 0 (1 bit)
TPAL : Tamper pin active level
bits : 1 - 1 (1 bit)
BKP_TPCSR control/status register
(BKP_CSR)
address_offset : 0x34 Bytes (0x0)
size : 32 bit
reset_value : 0x0
reset_Mask : 0x0
CTE : Clear Tamper event
bits : 0 - 0 (1 bit)
access : write-only
CTI : Clear Tamper Interrupt
bits : 1 - 1 (1 bit)
access : write-only
TPIE : Tamper Pin interrupt
enable
bits : 2 - 2 (1 bit)
access : read-write
TEF : Tamper Event Flag
bits : 8 - 8 (1 bit)
access : read-only
TIF : Tamper Interrupt Flag
bits : 9 - 9 (1 bit)
access : read-only
Backup data register (BKP_DR)
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D1 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DR11 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DR12 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DR13 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D14 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D15 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D16 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D17 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x5C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D18 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D19 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D20 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x68 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D21 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x6C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D22 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x70 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D23 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x74 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D24 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x78 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D25 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x7C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D26 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D2 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D27 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D28 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D29 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D30 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D31 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x94 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D32 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x98 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D33 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0x9C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D34 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0xA0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D35 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0xA4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D36 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0xA8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D37 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0xAC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D38 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0xB0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D39 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0xB4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D40 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0xB8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D41 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0xBC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D42 : Backup data
bits : 0 - 15 (16 bit)
Backup data register (BKP_DR)
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D3 : Backup data
bits : 0 - 15 (16 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.