\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :
Key register (IWDG_CTLR)
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
KEY : Key value
bits : 0 - 15 (16 bit)
access : write-only
Prescaler register (IWDG_PSCR)
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PR : Prescaler divider
bits : 0 - 2 (3 bit)
access : read-write
Reload register (IWDG_RLDR)
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RL : Watchdog counter reload
value
bits : 0 - 11 (12 bit)
access : read-write
Status register (IWDG_SR)
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
PVU : Watchdog prescaler value
update
bits : 0 - 0 (1 bit)
access : read-only
RVU : Watchdog counter reload value
update
bits : 1 - 1 (1 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.