\n

PWMX

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :

Registers

R8_PWM_CTRL_MOD

R8_PWM_CTRL_CFG

R8_PWM_CLOCK_DIV

R32_PWM_DATA


R8_PWM_CTRL_MOD

PWM mode control
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R8_PWM_CTRL_MOD R8_PWM_CTRL_MOD read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 RB_PWM0_OUT_EN RB_PWM1_OUT_EN RB_PWM2_OUT_EN RB_PWM3_OUT_EN RB_PWM0_POLAR RB_PWM1_POLAR RB_PWM2_POLAR RB_PWM3_POLAR

RB_PWM0_OUT_EN : PWM0 output enable
bits : 0 - 0 (1 bit)

RB_PWM1_OUT_EN : PWM1 output enable
bits : 1 - 1 (1 bit)

RB_PWM2_OUT_EN : PWM2 output enable
bits : 2 - 2 (1 bit)

RB_PWM3_OUT_EN : PWM3 output enable
bits : 3 - 3 (1 bit)

RB_PWM0_POLAR : PWM0 output polarity
bits : 4 - 4 (1 bit)

RB_PWM1_POLAR : PWM1 output polarity
bits : 5 - 5 (1 bit)

RB_PWM2_POLAR : PWM2 output polarity
bits : 6 - 6 (1 bit)

RB_PWM3_POLAR : PWM3 output polarity
bits : 7 - 7 (1 bit)


R8_PWM_CTRL_CFG

PWM configuration control
address_offset : 0x1 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R8_PWM_CTRL_CFG R8_PWM_CTRL_CFG read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 RB_PWM_CYCLE_SEL

RB_PWM_CYCLE_SEL : PWM cycle selection
bits : 0 - 0 (1 bit)


R8_PWM_CLOCK_DIV

PWM clock divisor
address_offset : 0x2 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R8_PWM_CLOCK_DIV R8_PWM_CLOCK_DIV read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 R8_PWM_CLOCK_DIV

R8_PWM_CLOCK_DIV : PWM clock divisor
bits : 0 - 7 (8 bit)


R32_PWM_DATA

PWM data holding
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R32_PWM_DATA R32_PWM_DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R8_PWM0_DATA R8_PWM1_DATA R8_PWM2_DATA R8_PWM3_DATA

R8_PWM0_DATA : PWM0 data holding
bits : 0 - 7 (8 bit)

R8_PWM1_DATA : PWM1 data holding
bits : 8 - 15 (8 bit)

R8_PWM2_DATA : PWM2 data holding
bits : 16 - 23 (8 bit)

R8_PWM3_DATA : PWM3 data holding
bits : 24 - 31 (8 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.