\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :
Event Control Register
(AFIO_ECR)
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PIN : Pin selection
bits : 0 - 3 (4 bit)
PORT : Port selection
bits : 4 - 6 (3 bit)
EVOE : Event Output Enable
bits : 7 - 7 (1 bit)
External interrupt configuration register 3
(AFIO_EXTICR3)
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EXTI8 : EXTI8 configuration
bits : 0 - 3 (4 bit)
EXTI9 : EXTI9 configuration
bits : 4 - 7 (4 bit)
EXTI10 : EXTI10 configuration
bits : 8 - 11 (4 bit)
EXTI11 : EXTI11 configuration
bits : 12 - 15 (4 bit)
External interrupt configuration register 4
(AFIO_EXTICR4)
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EXTI12 : EXTI12 configuration
bits : 0 - 3 (4 bit)
EXTI13 : EXTI13 configuration
bits : 4 - 7 (4 bit)
EXTI14 : EXTI14 configuration
bits : 8 - 11 (4 bit)
EXTI15 : EXTI15 configuration
bits : 12 - 15 (4 bit)
AF remap and debug I/O configuration
register (AFIO_PCFR)
address_offset : 0x4 Bytes (0x0)
size : 32 bit
reset_value : 0x0
reset_Mask : 0x0
SPI1_RM : SPI1 remapping
bits : 0 - 0 (1 bit)
access : read-write
I2C1_RM : I2C1 remapping
bits : 1 - 1 (1 bit)
access : read-write
USART1_RM : USART1 remapping
bits : 2 - 2 (1 bit)
access : read-write
USART2_RM : USART2 remapping
bits : 3 - 3 (1 bit)
access : read-write
USART3_RM : USART3 remapping
bits : 4 - 5 (2 bit)
access : read-write
TIM1_RM : TIM1 remapping
bits : 6 - 7 (2 bit)
access : read-write
TIM2_RM : TIM2 remapping
bits : 8 - 9 (2 bit)
access : read-write
TIM3_RM : TIM3 remapping
bits : 10 - 11 (2 bit)
access : read-write
CAN_RM : CAN1 remapping
bits : 13 - 14 (2 bit)
access : read-write
PD01_RM : Port D0/Port D1 mapping on
OSCIN/OSCOUT
bits : 15 - 15 (1 bit)
access : read-write
SWCFG : Serial wire JTAG
configuration
bits : 24 - 26 (3 bit)
access : read-write
External interrupt configuration register 1
(AFIO_EXTICR1)
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EXTI0 : EXTI0 configuration
bits : 0 - 3 (4 bit)
EXTI1 : EXTI1 configuration
bits : 4 - 7 (4 bit)
EXTI2 : EXTI2 configuration
bits : 8 - 11 (4 bit)
EXTI3 : EXTI3 configuration
bits : 12 - 15 (4 bit)
External interrupt configuration register 2
(AFIO_EXTICR2)
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EXTI4 : EXTI4 configuration
bits : 0 - 3 (4 bit)
EXTI5 : EXTI5 configuration
bits : 4 - 7 (4 bit)
EXTI6 : EXTI6 configuration
bits : 8 - 11 (4 bit)
EXTI7 : EXTI7 configuration
bits : 12 - 15 (4 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.