\n

BKP

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :

Registers

DATAR4

DATAR5

DATAR6

DATAR7

DATAR8

DATAR9

DATAR10

OCTLR

TPCTLR

TPCSR

DATAR1

DATAR2

DATAR3


DATAR4

Backup data register (BKP_DR)
address_offset : 0x10 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATAR4 DATAR4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D4

D4 : Backup data
bits : 0 - 15 (16 bit)


DATAR5

Backup data register (BKP_DR)
address_offset : 0x14 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATAR5 DATAR5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D5

D5 : Backup data
bits : 0 - 15 (16 bit)


DATAR6

Backup data register (BKP_DR)
address_offset : 0x18 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATAR6 DATAR6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D6

D6 : Backup data
bits : 0 - 15 (16 bit)


DATAR7

Backup data register (BKP_DR)
address_offset : 0x1C Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATAR7 DATAR7 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D7

D7 : Backup data
bits : 0 - 15 (16 bit)


DATAR8

Backup data register (BKP_DR)
address_offset : 0x20 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATAR8 DATAR8 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D8

D8 : Backup data
bits : 0 - 15 (16 bit)


DATAR9

Backup data register (BKP_DR)
address_offset : 0x24 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATAR9 DATAR9 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D9

D9 : Backup data
bits : 0 - 15 (16 bit)


DATAR10

Backup data register (BKP_DR)
address_offset : 0x28 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATAR10 DATAR10 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D10

D10 : Backup data
bits : 0 - 15 (16 bit)


OCTLR

RTC clock calibration register (BKP_OCTLR)
address_offset : 0x2C Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCTLR OCTLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CAL CCO ASOE ASOS

CAL : Calibration value
bits : 0 - 6 (7 bit)

CCO : Calibration Clock Output
bits : 7 - 7 (1 bit)

ASOE : Alarm or second output enable
bits : 8 - 8 (1 bit)

ASOS : Alarm or second output selection
bits : 9 - 9 (1 bit)


TPCTLR

Backup control register (BKP_TPCTLR)
address_offset : 0x30 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TPCTLR TPCTLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TPE TPAL

TPE : Tamper pin enable
bits : 0 - 0 (1 bit)

TPAL : Tamper pin active level
bits : 1 - 1 (1 bit)


TPCSR

BKP_TPCSR control/status register (BKP_CSR)
address_offset : 0x34 Bytes (0x0)
size : 32 bit
reset_value : 0x0
reset_Mask : 0x0

TPCSR TPCSR 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CTE CTI TPIE TEF TIF

CTE : Clear Tamper event
bits : 0 - 0 (1 bit)
access : write-only

CTI : Clear Tamper Interrupt
bits : 1 - 1 (1 bit)
access : write-only

TPIE : Tamper Pin interrupt enable
bits : 2 - 2 (1 bit)
access : read-write

TEF : Tamper Event Flag
bits : 8 - 8 (1 bit)
access : read-only

TIF : Tamper Interrupt Flag
bits : 9 - 9 (1 bit)
access : read-only


DATAR1

Backup data register (BKP_DR)
address_offset : 0x4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATAR1 DATAR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D1

D1 : Backup data
bits : 0 - 15 (16 bit)


DATAR2

Backup data register (BKP_DR)
address_offset : 0x8 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATAR2 DATAR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D2

D2 : Backup data
bits : 0 - 15 (16 bit)


DATAR3

Backup data register (BKP_DR)
address_offset : 0xC Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATAR3 DATAR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D3

D3 : Backup data
bits : 0 - 15 (16 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.