\n

ADC0

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x20 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x34 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0xC Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x8 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x10 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x14 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x18 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x28 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x2C Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x30 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x38 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x3C Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x1C Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x24 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x26 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

Registers

ADSR

ADCR

SCIS2

SCIS3

SCIS0

SCIS1

PFNS

PCCR

PCFD

PCIS

CMPCR

CMPD

ADSS2

ADSS3

ADSS0

ADSS1

ADST1

ADST0

ADCT

PRTSL

SCTSL

ADCEN

SFNS

SCCR

SCFD


ADSR

register ADSR
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADSR ADSR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 SCS PCS PCNS FDAS ADSTP

SCS : bitfield SCS
bits : 0 - -1 (0 bit)
access : read-write

PCS : bitfield PCS
bits : 1 - 0 (0 bit)
access : read-write

PCNS : bitfield PCNS
bits : 2 - 1 (0 bit)
access : read-write

FDAS : bitfield FDAS
bits : 6 - 5 (0 bit)
access : read-write

ADSTP : bitfield ADSTP
bits : 7 - 6 (0 bit)
access : read-write


ADCR

register ADCR
address_offset : 0x1 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCR ADCR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 OVRIE CMPIE PCIE SCIE CMPIF PCIF SCIF

OVRIE : bitfield OVRIE
bits : 0 - -1 (0 bit)
access : read-write

CMPIE : bitfield CMPIE
bits : 1 - 0 (0 bit)
access : read-write

PCIE : bitfield PCIE
bits : 2 - 1 (0 bit)
access : read-write

SCIE : bitfield SCIE
bits : 3 - 2 (0 bit)
access : read-write

CMPIF : bitfield CMPIF
bits : 5 - 4 (0 bit)
access : read-write

PCIF : bitfield PCIF
bits : 6 - 5 (0 bit)
access : read-write

SCIF : bitfield SCIF
bits : 7 - 6 (0 bit)
access : read-write


SCIS2

register SCIS2
address_offset : 0x10 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SCIS2 SCIS2 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23

AN16 : bitfield AN16
bits : 0 - -1 (0 bit)
access : read-write

AN17 : bitfield AN17
bits : 1 - 0 (0 bit)
access : read-write

AN18 : bitfield AN18
bits : 2 - 1 (0 bit)
access : read-write

AN19 : bitfield AN19
bits : 3 - 2 (0 bit)
access : read-write

AN20 : bitfield AN20
bits : 4 - 3 (0 bit)
access : read-write

AN21 : bitfield AN21
bits : 5 - 4 (0 bit)
access : read-write

AN22 : bitfield AN22
bits : 6 - 5 (0 bit)
access : read-write

AN23 : bitfield AN23
bits : 7 - 6 (0 bit)
access : read-write


SCIS3

register SCIS3
address_offset : 0x11 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SCIS3 SCIS3 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 AN24 AN25 AN26 AN27 AN28 AN29 AN30 AN31

AN24 : bitfield AN24
bits : 0 - -1 (0 bit)
access : read-write

AN25 : bitfield AN25
bits : 1 - 0 (0 bit)
access : read-write

AN26 : bitfield AN26
bits : 2 - 1 (0 bit)
access : read-write

AN27 : bitfield AN27
bits : 3 - 2 (0 bit)
access : read-write

AN28 : bitfield AN28
bits : 4 - 3 (0 bit)
access : read-write

AN29 : bitfield AN29
bits : 5 - 4 (0 bit)
access : read-write

AN30 : bitfield AN30
bits : 6 - 5 (0 bit)
access : read-write

AN31 : bitfield AN31
bits : 7 - 6 (0 bit)
access : read-write


SCIS0

register SCIS0
address_offset : 0x14 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SCIS0 SCIS0 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7

AN0 : bitfield AN0
bits : 0 - -1 (0 bit)
access : read-write

AN1 : bitfield AN1
bits : 1 - 0 (0 bit)
access : read-write

AN2 : bitfield AN2
bits : 2 - 1 (0 bit)
access : read-write

AN3 : bitfield AN3
bits : 3 - 2 (0 bit)
access : read-write

AN4 : bitfield AN4
bits : 4 - 3 (0 bit)
access : read-write

AN5 : bitfield AN5
bits : 5 - 4 (0 bit)
access : read-write

AN6 : bitfield AN6
bits : 6 - 5 (0 bit)
access : read-write

AN7 : bitfield AN7
bits : 7 - 6 (0 bit)
access : read-write


SCIS1

register SCIS1
address_offset : 0x15 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SCIS1 SCIS1 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 AN8 AN9 AN10 AN11 AN12 AN13 AN14 AN15

AN8 : bitfield AN8
bits : 0 - -1 (0 bit)
access : read-write

AN9 : bitfield AN9
bits : 1 - 0 (0 bit)
access : read-write

AN10 : bitfield AN10
bits : 2 - 1 (0 bit)
access : read-write

AN11 : bitfield AN11
bits : 3 - 2 (0 bit)
access : read-write

AN12 : bitfield AN12
bits : 4 - 3 (0 bit)
access : read-write

AN13 : bitfield AN13
bits : 5 - 4 (0 bit)
access : read-write

AN14 : bitfield AN14
bits : 6 - 5 (0 bit)
access : read-write

AN15 : bitfield AN15
bits : 7 - 6 (0 bit)
access : read-write


PFNS

register PFNS
address_offset : 0x18 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PFNS PFNS read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 PFS TEST

PFS : bitfield PFS
bits : 0 - 0 (1 bit)
access : read-write

TEST : bitfield TEST
bits : 4 - 4 (1 bit)
access : read-only


PCCR

register PCCR
address_offset : 0x19 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PCCR PCCR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 PSTR PHEN PEEN ESCE PFCLR POVR PFUL PEMP

PSTR : bitfield PSTR
bits : 0 - -1 (0 bit)
access : read-write

PHEN : bitfield PHEN
bits : 1 - 0 (0 bit)
access : read-write

PEEN : bitfield PEEN
bits : 2 - 1 (0 bit)
access : read-write

ESCE : bitfield ESCE
bits : 3 - 2 (0 bit)
access : read-write

PFCLR : bitfield PFCLR
bits : 4 - 3 (0 bit)
access : read-write

POVR : bitfield POVR
bits : 5 - 4 (0 bit)
access : read-write

PFUL : bitfield PFUL
bits : 6 - 5 (0 bit)
access : read-only

PEMP : bitfield PEMP
bits : 7 - 6 (0 bit)
access : read-only


PCFD

register PCFD
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

PCFD PCFD read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PC RS INVL PD

PC : bitfield PC
bits : 0 - 3 (4 bit)
access : read-only

RS : bitfield RS
bits : 8 - 9 (2 bit)
access : read-only

INVL : bitfield INVL
bits : 12 - 11 (0 bit)
access : read-only

PD : bitfield PD
bits : 20 - 30 (11 bit)
access : read-only


PCIS

register PCIS
address_offset : 0x20 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PCIS PCIS read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 P1A P2A

P1A : bitfield P1A
bits : 0 - 1 (2 bit)
access : read-write

P2A : bitfield P2A
bits : 3 - 6 (4 bit)
access : read-write


CMPCR

register CMPCR
address_offset : 0x24 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CMPCR CMPCR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 CCH CMD0 CMD1 CMPEN

CCH : bitfield CCH
bits : 0 - 3 (4 bit)
access : read-write

CMD0 : bitfield CMD0
bits : 5 - 4 (0 bit)
access : read-write

CMD1 : bitfield CMD1
bits : 6 - 5 (0 bit)
access : read-write

CMPEN : bitfield CMPEN
bits : 7 - 6 (0 bit)
access : read-write


CMPD

register CMPD
address_offset : 0x26 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CMPD CMPD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CMAD

CMAD : bitfield CMAD
bits : 6 - 14 (9 bit)
access : read-write


ADSS2

register ADSS2
address_offset : 0x28 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADSS2 ADSS2 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 TS16 TS17 TS18 TS19 TS20 TS21 TS22 TS23

TS16 : bitfield TS16
bits : 0 - -1 (0 bit)
access : read-write

TS17 : bitfield TS17
bits : 1 - 0 (0 bit)
access : read-write

TS18 : bitfield TS18
bits : 2 - 1 (0 bit)
access : read-write

TS19 : bitfield TS19
bits : 3 - 2 (0 bit)
access : read-write

TS20 : bitfield TS20
bits : 4 - 3 (0 bit)
access : read-write

TS21 : bitfield TS21
bits : 5 - 4 (0 bit)
access : read-write

TS22 : bitfield TS22
bits : 6 - 5 (0 bit)
access : read-write

TS23 : bitfield TS23
bits : 7 - 6 (0 bit)
access : read-write


ADSS3

register ADSS3
address_offset : 0x29 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADSS3 ADSS3 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 TS24 TS25 TS26 TS27 TS28 TS29 TS30 TS31

TS24 : bitfield TS24
bits : 0 - -1 (0 bit)
access : read-write

TS25 : bitfield TS25
bits : 1 - 0 (0 bit)
access : read-write

TS26 : bitfield TS26
bits : 2 - 1 (0 bit)
access : read-write

TS27 : bitfield TS27
bits : 3 - 2 (0 bit)
access : read-write

TS28 : bitfield TS28
bits : 4 - 3 (0 bit)
access : read-write

TS29 : bitfield TS29
bits : 5 - 4 (0 bit)
access : read-write

TS30 : bitfield TS30
bits : 6 - 5 (0 bit)
access : read-write

TS31 : bitfield TS31
bits : 7 - 6 (0 bit)
access : read-write


ADSS0

register ADSS0
address_offset : 0x2C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADSS0 ADSS0 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 TS0 TS1 TS2 TS3 TS4 TS5 TS6 TS7

TS0 : bitfield TS0
bits : 0 - -1 (0 bit)
access : read-write

TS1 : bitfield TS1
bits : 1 - 0 (0 bit)
access : read-write

TS2 : bitfield TS2
bits : 2 - 1 (0 bit)
access : read-write

TS3 : bitfield TS3
bits : 3 - 2 (0 bit)
access : read-write

TS4 : bitfield TS4
bits : 4 - 3 (0 bit)
access : read-write

TS5 : bitfield TS5
bits : 5 - 4 (0 bit)
access : read-write

TS6 : bitfield TS6
bits : 6 - 5 (0 bit)
access : read-write

TS7 : bitfield TS7
bits : 7 - 6 (0 bit)
access : read-write


ADSS1

register ADSS1
address_offset : 0x2D Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADSS1 ADSS1 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 TS8 TS9 TS10 TS11 TS12 TS13 TS14 TS15

TS8 : bitfield TS8
bits : 0 - -1 (0 bit)
access : read-write

TS9 : bitfield TS9
bits : 1 - 0 (0 bit)
access : read-write

TS10 : bitfield TS10
bits : 2 - 1 (0 bit)
access : read-write

TS11 : bitfield TS11
bits : 3 - 2 (0 bit)
access : read-write

TS12 : bitfield TS12
bits : 4 - 3 (0 bit)
access : read-write

TS13 : bitfield TS13
bits : 5 - 4 (0 bit)
access : read-write

TS14 : bitfield TS14
bits : 6 - 5 (0 bit)
access : read-write

TS15 : bitfield TS15
bits : 7 - 6 (0 bit)
access : read-write


ADST1

register ADST1
address_offset : 0x30 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADST1 ADST1 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ST1 STX1

ST1 : bitfield ST1
bits : 0 - 3 (4 bit)
access : read-write

STX1 : bitfield STX1
bits : 5 - 6 (2 bit)
access : read-write


ADST0

register ADST0
address_offset : 0x31 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADST0 ADST0 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ST0 STX0

ST0 : bitfield ST0
bits : 0 - 3 (4 bit)
access : read-write

STX0 : bitfield STX0
bits : 5 - 6 (2 bit)
access : read-write


ADCT

register ADCT
address_offset : 0x34 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCT ADCT read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 CT

CT : bitfield CT
bits : 0 - 6 (7 bit)
access : read-write


PRTSL

register PRTSL
address_offset : 0x38 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PRTSL PRTSL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 PRTSL

PRTSL : bitfield PRTSL
bits : 0 - 2 (3 bit)
access : read-write


SCTSL

register SCTSL
address_offset : 0x39 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SCTSL SCTSL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 SCTSL

SCTSL : bitfield SCTSL
bits : 0 - 2 (3 bit)
access : read-write


ADCEN

register ADCEN
address_offset : 0x3C Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCEN ADCEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ENBL READY ENBLTIME

ENBL : bitfield ENBL
bits : 0 - -1 (0 bit)
access : read-write

READY : bitfield READY
bits : 1 - 0 (0 bit)
access : read-only

ENBLTIME : bitfield ENBLTIME
bits : 8 - 14 (7 bit)
access : read-write


SFNS

register SFNS
address_offset : 0x8 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SFNS SFNS read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 SFS

SFS : bitfield SFS
bits : 0 - 2 (3 bit)
access : read-write


SCCR

register SCCR
address_offset : 0x9 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SCCR SCCR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 SSTR SHEN RPT SFCLR SOVR SFUL SEMP

SSTR : bitfield SSTR
bits : 0 - -1 (0 bit)
access : read-write

SHEN : bitfield SHEN
bits : 1 - 0 (0 bit)
access : read-write

RPT : bitfield RPT
bits : 2 - 1 (0 bit)
access : read-write

SFCLR : bitfield SFCLR
bits : 4 - 3 (0 bit)
access : read-write

SOVR : bitfield SOVR
bits : 5 - 4 (0 bit)
access : read-write

SFUL : bitfield SFUL
bits : 6 - 5 (0 bit)
access : read-only

SEMP : bitfield SEMP
bits : 7 - 6 (0 bit)
access : read-only


SCFD

register SCFD
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

SCFD SCFD read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SC RS INVL SD

SC : bitfield SC
bits : 0 - 3 (4 bit)
access : read-only

RS : bitfield RS
bits : 8 - 8 (1 bit)
access : read-only

INVL : bitfield INVL
bits : 12 - 11 (0 bit)
access : read-only

SD : bitfield SD
bits : 20 - 30 (11 bit)
access : read-only



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.