\n

RTC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x13 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x30 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x20 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x28 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x2C Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x1C Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x15 Bytes (0x0)
size : 0x3 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x19 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x24 Bytes (0x0)
size : 0x3 byte (0x0)
mem_usage : registers
protection : not protected

Registers

WTCR1

WTDW

WTMOR

WTYR

ALMIR

ALHR

ALDR

ALMOR

ALYR

WTTR

WTCLKS

WTCLKM

WTCAL

WTCALEN

WTDIV

WTDIVEN

WTCALPRD

WTCOSEL

WTCR2

WTBR

WTSR

WTMIR

WTHR

WTDR


WTCR1

register WTCR1
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTCR1 WTCR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ST RUN SRST SCST SCRST BUSY MIEN HEN DEN MOEN YEN INTSSI INTSI INTMI INTHI INTTMI INTALI INTERI INTCRI INTSSIE INTSIE INTMIE INTHIE INTTMIE INTALIE INTERIE INTCRIE

ST : bitfield ST
bits : 0 - -1 (0 bit)
access : read-write

RUN : bitfield RUN
bits : 2 - 1 (0 bit)
access : read-only

SRST : bitfield SRST
bits : 3 - 2 (0 bit)
access : read-write

SCST : bitfield SCST
bits : 4 - 3 (0 bit)
access : read-write

SCRST : bitfield SCRST
bits : 5 - 4 (0 bit)
access : read-write

BUSY : bitfield BUSY
bits : 6 - 5 (0 bit)
access : read-only

MIEN : bitfield MIEN
bits : 8 - 7 (0 bit)
access : read-write

HEN : bitfield HEN
bits : 9 - 8 (0 bit)
access : read-write

DEN : bitfield DEN
bits : 10 - 9 (0 bit)
access : read-write

MOEN : bitfield MOEN
bits : 11 - 10 (0 bit)
access : read-write

YEN : bitfield YEN
bits : 12 - 11 (0 bit)
access : read-write

INTSSI : bitfield INTSSI
bits : 16 - 15 (0 bit)
access : read-write

INTSI : bitfield INTSI
bits : 17 - 16 (0 bit)
access : read-write

INTMI : bitfield INTMI
bits : 18 - 17 (0 bit)
access : read-write

INTHI : bitfield INTHI
bits : 19 - 18 (0 bit)
access : read-write

INTTMI : bitfield INTTMI
bits : 20 - 19 (0 bit)
access : read-write

INTALI : bitfield INTALI
bits : 21 - 20 (0 bit)
access : read-write

INTERI : bitfield INTERI
bits : 22 - 21 (0 bit)
access : read-write

INTCRI : bitfield INTCRI
bits : 23 - 22 (0 bit)
access : read-write

INTSSIE : bitfield INTSSIE
bits : 24 - 23 (0 bit)
access : read-write

INTSIE : bitfield INTSIE
bits : 25 - 24 (0 bit)
access : read-write

INTMIE : bitfield INTMIE
bits : 26 - 25 (0 bit)
access : read-write

INTHIE : bitfield INTHIE
bits : 27 - 26 (0 bit)
access : read-write

INTTMIE : bitfield INTTMIE
bits : 28 - 27 (0 bit)
access : read-write

INTALIE : bitfield INTALIE
bits : 29 - 28 (0 bit)
access : read-write

INTERIE : bitfield INTERIE
bits : 30 - 29 (0 bit)
access : read-write

INTCRIE : bitfield INTCRIE
bits : 31 - 30 (0 bit)
access : read-write


WTDW

register WTDW
address_offset : 0x10 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTDW WTDW read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DW

DW : bitfield DW
bits : 0 - 1 (2 bit)
access : read-write


WTMOR

register WTMOR
address_offset : 0x11 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTMOR WTMOR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 MO TMO0

MO : bitfield MO
bits : 0 - 2 (3 bit)
access : read-write

TMO0 : bitfield TMO0
bits : 4 - 3 (0 bit)
access : read-write


WTYR

register WTYR
address_offset : 0x12 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTYR WTYR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 Y TY

Y : bitfield Y
bits : 0 - 2 (3 bit)
access : read-write

TY : bitfield TY
bits : 4 - 6 (3 bit)
access : read-write


ALMIR

register ALMIR
address_offset : 0x15 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ALMIR ALMIR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 AMI TAMI

AMI : bitfield AMI
bits : 0 - 2 (3 bit)
access : read-write

TAMI : bitfield TAMI
bits : 4 - 5 (2 bit)
access : read-write


ALHR

register ALHR
address_offset : 0x16 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ALHR ALHR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 AH TAH

AH : bitfield AH
bits : 0 - 2 (3 bit)
access : read-write

TAH : bitfield TAH
bits : 4 - 4 (1 bit)
access : read-write


ALDR

register ALDR
address_offset : 0x17 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ALDR ALDR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 AD TAD

AD : bitfield AD
bits : 0 - 2 (3 bit)
access : read-write

TAD : bitfield TAD
bits : 4 - 4 (1 bit)
access : read-write


ALMOR

register ALMOR
address_offset : 0x19 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ALMOR ALMOR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 AMO TAMO0

AMO : bitfield AMO
bits : 0 - 2 (3 bit)
access : read-write

TAMO0 : bitfield TAMO0
bits : 4 - 3 (0 bit)
access : read-write


ALYR

register ALYR
address_offset : 0x1A Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ALYR ALYR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 AY TAY

AY : bitfield AY
bits : 0 - 2 (3 bit)
access : read-write

TAY : bitfield TAY
bits : 4 - 6 (3 bit)
access : read-write


WTTR

register WTTR
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTTR WTTR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TM0 TM1 TM2 TM3 TM4 TM5 TM6 TM7 TM8 TM9 TM10 TM11 TM12 TM13 TM14 TM15 TM16 TM17

TM0 : bitfield TM0
bits : 0 - -1 (0 bit)
access : read-write

TM1 : bitfield TM1
bits : 1 - 0 (0 bit)
access : read-write

TM2 : bitfield TM2
bits : 2 - 1 (0 bit)
access : read-write

TM3 : bitfield TM3
bits : 3 - 2 (0 bit)
access : read-write

TM4 : bitfield TM4
bits : 4 - 3 (0 bit)
access : read-write

TM5 : bitfield TM5
bits : 5 - 4 (0 bit)
access : read-write

TM6 : bitfield TM6
bits : 6 - 5 (0 bit)
access : read-write

TM7 : bitfield TM7
bits : 7 - 6 (0 bit)
access : read-write

TM8 : bitfield TM8
bits : 8 - 7 (0 bit)
access : read-write

TM9 : bitfield TM9
bits : 9 - 8 (0 bit)
access : read-write

TM10 : bitfield TM10
bits : 10 - 9 (0 bit)
access : read-write

TM11 : bitfield TM11
bits : 11 - 10 (0 bit)
access : read-write

TM12 : bitfield TM12
bits : 12 - 11 (0 bit)
access : read-write

TM13 : bitfield TM13
bits : 13 - 12 (0 bit)
access : read-write

TM14 : bitfield TM14
bits : 14 - 13 (0 bit)
access : read-write

TM15 : bitfield TM15
bits : 15 - 14 (0 bit)
access : read-write

TM16 : bitfield TM16
bits : 16 - 15 (0 bit)
access : read-write

TM17 : bitfield TM17
bits : 17 - 16 (0 bit)
access : read-write


WTCLKS

register WTCLKS
address_offset : 0x20 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTCLKS WTCLKS read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 WTCLKS

WTCLKS : bitfield WTCLKS
bits : 0 - -1 (0 bit)
access : read-write


WTCLKM

register WTCLKM
address_offset : 0x21 Bytes (0x0)
size : 8 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

WTCLKM WTCLKM read-only 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 WTCLKM

WTCLKM : bitfield WTCLKM
bits : 0 - 0 (1 bit)
access : read-only


WTCAL

register WTCAL
address_offset : 0x24 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTCAL WTCAL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WTCAL

WTCAL : bitfield WTCAL
bits : 0 - 8 (9 bit)
access : read-write


WTCALEN

register WTCALEN
address_offset : 0x26 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTCALEN WTCALEN read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 WTCALEN

WTCALEN : bitfield WTCALEN
bits : 0 - -1 (0 bit)
access : read-write


WTDIV

register WTDIV
address_offset : 0x28 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTDIV WTDIV read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 WTDIV

WTDIV : bitfield WTDIV
bits : 0 - 2 (3 bit)
access : read-write


WTDIVEN

register WTDIVEN
address_offset : 0x29 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTDIVEN WTDIVEN read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 WTDIVEN WTDIVRDY

WTDIVEN : bitfield WTDIVEN
bits : 0 - -1 (0 bit)
access : read-write

WTDIVRDY : bitfield WTDIVRDY
bits : 1 - 0 (0 bit)
access : read-only


WTCALPRD

register WTCALPRD
address_offset : 0x2C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTCALPRD WTCALPRD read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 WTCALPRD

WTCALPRD : bitfield WTCALPRD
bits : 0 - 4 (5 bit)
access : read-write


WTCOSEL

register WTCOSEL
address_offset : 0x30 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTCOSEL WTCOSEL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 WTCOSEL

WTCOSEL : bitfield WTCOSEL
bits : 0 - -1 (0 bit)
access : read-write


WTCR2

register WTCR2
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTCR2 WTCR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CREAD TMST TMEN TMRUN

CREAD : bitfield CREAD
bits : 0 - -1 (0 bit)
access : read-write

TMST : bitfield TMST
bits : 8 - 7 (0 bit)
access : read-write

TMEN : bitfield TMEN
bits : 9 - 8 (0 bit)
access : read-write

TMRUN : bitfield TMRUN
bits : 10 - 9 (0 bit)
access : read-only


WTBR

register WTBR
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTBR WTBR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BR0 BR1 BR2 BR3 BR4 BR5 BR6 BR7 BR8 BR9 BR10 BR11 BR12 BR13 BR14 BR15 BR16 BR17 BR18 BR19 BR20 BR21 BR22 BR23

BR0 : bitfield BR0
bits : 0 - -1 (0 bit)
access : read-write

BR1 : bitfield BR1
bits : 1 - 0 (0 bit)
access : read-write

BR2 : bitfield BR2
bits : 2 - 1 (0 bit)
access : read-write

BR3 : bitfield BR3
bits : 3 - 2 (0 bit)
access : read-write

BR4 : bitfield BR4
bits : 4 - 3 (0 bit)
access : read-write

BR5 : bitfield BR5
bits : 5 - 4 (0 bit)
access : read-write

BR6 : bitfield BR6
bits : 6 - 5 (0 bit)
access : read-write

BR7 : bitfield BR7
bits : 7 - 6 (0 bit)
access : read-write

BR8 : bitfield BR8
bits : 8 - 7 (0 bit)
access : read-write

BR9 : bitfield BR9
bits : 9 - 8 (0 bit)
access : read-write

BR10 : bitfield BR10
bits : 10 - 9 (0 bit)
access : read-write

BR11 : bitfield BR11
bits : 11 - 10 (0 bit)
access : read-write

BR12 : bitfield BR12
bits : 12 - 11 (0 bit)
access : read-write

BR13 : bitfield BR13
bits : 13 - 12 (0 bit)
access : read-write

BR14 : bitfield BR14
bits : 14 - 13 (0 bit)
access : read-write

BR15 : bitfield BR15
bits : 15 - 14 (0 bit)
access : read-write

BR16 : bitfield BR16
bits : 16 - 15 (0 bit)
access : read-write

BR17 : bitfield BR17
bits : 17 - 16 (0 bit)
access : read-write

BR18 : bitfield BR18
bits : 18 - 17 (0 bit)
access : read-write

BR19 : bitfield BR19
bits : 19 - 18 (0 bit)
access : read-write

BR20 : bitfield BR20
bits : 20 - 19 (0 bit)
access : read-write

BR21 : bitfield BR21
bits : 21 - 20 (0 bit)
access : read-write

BR22 : bitfield BR22
bits : 22 - 21 (0 bit)
access : read-write

BR23 : bitfield BR23
bits : 23 - 22 (0 bit)
access : read-write


WTSR

register WTSR
address_offset : 0xC Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTSR WTSR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 S TS

S : bitfield S
bits : 0 - 2 (3 bit)
access : read-write

TS : bitfield TS
bits : 4 - 5 (2 bit)
access : read-write


WTMIR

register WTMIR
address_offset : 0xD Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTMIR WTMIR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 MI TMI

MI : bitfield MI
bits : 0 - 2 (3 bit)
access : read-write

TMI : bitfield TMI
bits : 4 - 5 (2 bit)
access : read-write


WTHR

register WTHR
address_offset : 0xE Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTHR WTHR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 H TH

H : bitfield H
bits : 0 - 2 (3 bit)
access : read-write

TH : bitfield TH
bits : 4 - 4 (1 bit)
access : read-write


WTDR

register WTDR
address_offset : 0xF Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTDR WTDR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 D TD

D : bitfield D
bits : 0 - 2 (3 bit)
access : read-write

TD : bitfield TD
bits : 4 - 4 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.