\n
address_offset : 0x0 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x4 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x10 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x8 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xC Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x100 Bytes (0x0)
size : 0x16 byte (0x0)
mem_usage : registers
protection : not protected
RTC Mode Control Register
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTCE : RTC mode control bit
bits : 0 - -1 (0 bit)
access : read-write
WKUP Pin Input Level Register
address_offset : 0x10 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WUI1LV : WKUP pin input level select bit 1
bits : 0 - -1 (0 bit)
access : read-write
WUI2LV : WKUP pin input level select bit 2
bits : 1 - 0 (0 bit)
access : read-write
WUI3LV : WKUP pin input level select bit 3
bits : 2 - 1 (0 bit)
access : read-write
Backup Registers from 1
address_offset : 0x100 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Registers from 2
address_offset : 0x101 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Registers from 3
address_offset : 0x102 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Registers from 4
address_offset : 0x103 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Registers from 5
address_offset : 0x104 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Registers from 6
address_offset : 0x105 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Registers from 7
address_offset : 0x106 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Registers from 8
address_offset : 0x107 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Registers from 9
address_offset : 0x108 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Registers from 10
address_offset : 0x109 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Registers from 11
address_offset : 0x10A Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Registers from 12
address_offset : 0x10B Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Registers from 13
address_offset : 0x10C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Registers from 14
address_offset : 0x10D Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Registers from 15
address_offset : 0x10E Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Registers from 16
address_offset : 0x10F Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Deep Standby Return Cause Register 1
address_offset : 0x4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WINITX : INITX pin input reset return bit
bits : 0 - -1 (0 bit)
access : read-write
WLVDH : Low-voltage detection reset return bit
bits : 1 - 0 (0 bit)
access : read-write
Deep Standby Return Cause Register 2
address_offset : 0x8 Bytes (0x0)
size : 8 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
WRTCI : RTC interrupt return bit
bits : 0 - -1 (0 bit)
access : read-only
WLVDI : LVD interrupt return bit
bits : 1 - 0 (0 bit)
access : read-only
WUI0 : WKUP pin input return bit 0
bits : 2 - 1 (0 bit)
access : read-only
WUI1 : WKUP pin input return bit 1
bits : 3 - 2 (0 bit)
access : read-only
WUI2 : WKUP pin input return bit 2
bits : 4 - 3 (0 bit)
access : read-only
WUI3 : WKUP pin input return bit 3
bits : 5 - 4 (0 bit)
access : read-only
Deep Standby Return Enable Register
address_offset : 0xC Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WRTCE : RTC interrupt return enable bit
bits : 0 - -1 (0 bit)
access : read-write
WLVDE : LVD interrupt return enable bit
bits : 1 - 0 (0 bit)
access : read-write
WUI1E : WKUP pin input return enable bit 1
bits : 3 - 2 (0 bit)
access : read-write
WUI2E : WKUP pin input return enable bit 2
bits : 4 - 3 (0 bit)
access : read-write
WUI3E : WKUP pin input return enable bit 3
bits : 5 - 4 (0 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.