\n

GPIO

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x740 byte (0x0)
mem_usage : registers
protection : not protected

Registers

PFR0

PFR4

PCR0

PCR1

PCR2

PCR3

PCR4

PCR5

PCR6

PCRE

PFR5

PFR6

PFR8

DDR0

DDR1

DDR2

DDR3

DDR4

DDR5

DDR6

DDR8

DDRE

PDIR0

PDIR1

PDIR2

PDIR3

PDIR4

PDIR5

PDIR6

PDIR8

PDIRE

PFRE

PFR1

PDOR0

PDOR1

PDOR2

PDOR3

PDOR4

PDOR5

PDOR6

PDOR8

PDORE

ADE

SPSR

EPFR00

EPFR01

EPFR04

EPFR05

EPFR06

EPFR07

EPFR08

EPFR09

EPFR14

PZR0

PZR6

PZR8

PFR2

PFR3


PFR0

Port function setting register 0
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PFR0 PFR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF

P0 : Bit0 of PFR0
bits : 0 - -1 (0 bit)
access : read-write

P1 : Bit1 of PFR0
bits : 1 - 0 (0 bit)
access : read-write

P2 : Bit2 of PFR0
bits : 2 - 1 (0 bit)
access : read-write

P3 : Bit3 of PFR0
bits : 3 - 2 (0 bit)
access : read-write

P4 : Bit4 of PFR0
bits : 4 - 3 (0 bit)
access : read-write

P5 : Bit5 of PFR0
bits : 5 - 4 (0 bit)
access : read-write

P6 : Bit6 of PFR0
bits : 6 - 5 (0 bit)
access : read-write

P7 : Bit7 of PFR0
bits : 7 - 6 (0 bit)
access : read-write

P8 : Bit8 of PFR0
bits : 8 - 7 (0 bit)
access : read-write

P9 : Bit9 of PFR0
bits : 9 - 8 (0 bit)
access : read-write

PA : Bit10 of PFR0
bits : 10 - 9 (0 bit)
access : read-write

PB : Bit11 of PFR0
bits : 11 - 10 (0 bit)
access : read-write

PC : Bit12 of PFR0
bits : 12 - 11 (0 bit)
access : read-write

PD : Bit13 of PFR0
bits : 13 - 12 (0 bit)
access : read-write

PE : Bit14 of PFR0
bits : 14 - 13 (0 bit)
access : read-write

PF : Bit15 of PFR0
bits : 15 - 14 (0 bit)
access : read-write


PFR4

Port function setting register 4
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PFR4 PFR4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE

P0 : Bit0 of PFR4
bits : 0 - -1 (0 bit)
access : read-write

P1 : Bit1 of PFR4
bits : 1 - 0 (0 bit)
access : read-write

P2 : Bit2 of PFR4
bits : 2 - 1 (0 bit)
access : read-write

P3 : Bit3 of PFR4
bits : 3 - 2 (0 bit)
access : read-write

P4 : Bit4 of PFR4
bits : 4 - 3 (0 bit)
access : read-write

P5 : Bit5 of PFR4
bits : 5 - 4 (0 bit)
access : read-write

P6 : Bit6 of PFR4
bits : 6 - 5 (0 bit)
access : read-write

P7 : Bit7 of PFR4
bits : 7 - 6 (0 bit)
access : read-write

P8 : Bit8 of PFR4
bits : 8 - 7 (0 bit)
access : read-write

P9 : Bit9 of PFR4
bits : 9 - 8 (0 bit)
access : read-write

PA : Bit10 of PFR4
bits : 10 - 9 (0 bit)
access : read-write

PB : Bit11 of PFR4
bits : 11 - 10 (0 bit)
access : read-write

PC : Bit12 of PFR4
bits : 12 - 11 (0 bit)
access : read-write

PD : Bit13 of PFR4
bits : 13 - 12 (0 bit)
access : read-write

PE : Bit14 of PFR4
bits : 14 - 13 (0 bit)
access : read-write


PCR0

Pull-up Setting Register 0
address_offset : 0x100 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PCR0 PCR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PCR1

Pull-up Setting Register 1
address_offset : 0x104 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PCR1 PCR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PCR2

Pull-up Setting Register 2
address_offset : 0x108 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PCR2 PCR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PCR3

Pull-up Setting Register 3
address_offset : 0x10C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PCR3 PCR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PCR4

Pull-up Setting Register 4
address_offset : 0x110 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PCR4 PCR4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PCR5

Pull-up Setting Register 5
address_offset : 0x114 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PCR5 PCR5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PCR6

Pull-up Setting Register 6
address_offset : 0x118 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PCR6 PCR6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PCRE

Pull-up Setting Register E
address_offset : 0x138 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PCRE PCRE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PFR5

Port function setting register 5
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PFR5 PFR5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3 P4 P5 P6

P0 : Bit0 of PFR5
bits : 0 - -1 (0 bit)
access : read-write

P1 : Bit1 of PFR5
bits : 1 - 0 (0 bit)
access : read-write

P2 : Bit2 of PFR5
bits : 2 - 1 (0 bit)
access : read-write

P3 : Bit3 of PFR5
bits : 3 - 2 (0 bit)
access : read-write

P4 : Bit4 of PFR5
bits : 4 - 3 (0 bit)
access : read-write

P5 : Bit5 of PFR5
bits : 5 - 4 (0 bit)
access : read-write

P6 : Bit6 of PFR5
bits : 6 - 5 (0 bit)
access : read-write


PFR6

Port function setting register 6
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PFR6 PFR6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3

P0 : Bit0 of PFR6
bits : 0 - -1 (0 bit)
access : read-write

P1 : Bit1 of PFR6
bits : 1 - 0 (0 bit)
access : read-write

P2 : Bit2 of PFR6
bits : 2 - 1 (0 bit)
access : read-write

P3 : Bit3 of PFR6
bits : 3 - 2 (0 bit)
access : read-write


PFR8

Port function setting register 8
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PFR8 PFR8 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2

P0 : Bit0 of PFR8
bits : 0 - -1 (0 bit)
access : read-write

P1 : Bit1 of PFR8
bits : 1 - 0 (0 bit)
access : read-write

P2 : Bit2 of PFR8
bits : 2 - 1 (0 bit)
access : read-write


DDR0

Port input/output direction setting register 0
address_offset : 0x200 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DDR0 DDR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF

P0 : Bit0 of DDR0
bits : 0 - -1 (0 bit)
access : read-write

P1 : Bit1 of DDR0
bits : 1 - 0 (0 bit)
access : read-write

P2 : Bit2 of DDR0
bits : 2 - 1 (0 bit)
access : read-write

P3 : Bit3 of DDR0
bits : 3 - 2 (0 bit)
access : read-write

P4 : Bit4 of DDR0
bits : 4 - 3 (0 bit)
access : read-write

P5 : Bit5 of DDR0
bits : 5 - 4 (0 bit)
access : read-write

P6 : Bit6 of DDR0
bits : 6 - 5 (0 bit)
access : read-write

P7 : Bit7 of DDR0
bits : 7 - 6 (0 bit)
access : read-write

P8 : Bit8 of DDR0
bits : 8 - 7 (0 bit)
access : read-write

P9 : Bit9 of DDR0
bits : 9 - 8 (0 bit)
access : read-write

PA : Bit10 of DDR0
bits : 10 - 9 (0 bit)
access : read-write

PB : Bit11 of DDR0
bits : 11 - 10 (0 bit)
access : read-write

PC : Bit12 of DDR0
bits : 12 - 11 (0 bit)
access : read-write

PD : Bit13 of DDR0
bits : 13 - 12 (0 bit)
access : read-write

PE : Bit14 of DDR0
bits : 14 - 13 (0 bit)
access : read-write

PF : Bit15 of DDR0
bits : 15 - 14 (0 bit)
access : read-write


DDR1

Port input/output direction setting register 1
address_offset : 0x204 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DDR1 DDR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

DDR2

Port input/output direction setting register 2
address_offset : 0x208 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DDR2 DDR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

DDR3

Port input/output direction setting register 3
address_offset : 0x20C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DDR3 DDR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

DDR4

Port input/output direction setting register 4
address_offset : 0x210 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DDR4 DDR4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

DDR5

Port input/output direction setting register 5
address_offset : 0x214 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DDR5 DDR5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

DDR6

Port input/output direction setting register 6
address_offset : 0x218 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DDR6 DDR6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

DDR8

Port input/output direction setting register 8
address_offset : 0x220 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DDR8 DDR8 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

DDRE

Port input/output direction setting register E
address_offset : 0x238 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DDRE DDRE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PDIR0

Port input data register 0
address_offset : 0x300 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDIR0 PDIR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PDIR1

Port input data register 1
address_offset : 0x304 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDIR1 PDIR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PDIR2

Port input data register 2
address_offset : 0x308 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDIR2 PDIR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PDIR3

Port input data register 3
address_offset : 0x30C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDIR3 PDIR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PDIR4

Port input data register 4
address_offset : 0x310 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDIR4 PDIR4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PDIR5

Port input data register 5
address_offset : 0x314 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDIR5 PDIR5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PDIR6

Port input data register 6
address_offset : 0x318 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDIR6 PDIR6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PDIR8

Port input data register 8
address_offset : 0x320 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDIR8 PDIR8 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PDIRE

Port input data register E
address_offset : 0x338 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDIRE PDIRE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PFRE

Port function setting register E
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PFRE PFRE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P2 P3

P0 : Bit0 of PFRE
bits : 0 - -1 (0 bit)
access : read-write

P2 : Bit1 of PFRE
bits : 2 - 1 (0 bit)
access : read-write

P3 : Bit2 of PFRE
bits : 3 - 2 (0 bit)
access : read-write


PFR1

Port function setting register 1
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PFR1 PFR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF

P0 : Bit0 of PFR1
bits : 0 - -1 (0 bit)
access : read-write

P1 : Bit1 of PFR1
bits : 1 - 0 (0 bit)
access : read-write

P2 : Bit2 of PFR1
bits : 2 - 1 (0 bit)
access : read-write

P3 : Bit3 of PFR1
bits : 3 - 2 (0 bit)
access : read-write

P4 : Bit4 of PFR1
bits : 4 - 3 (0 bit)
access : read-write

P5 : Bit5 of PFR1
bits : 5 - 4 (0 bit)
access : read-write

P6 : Bit6 of PFR1
bits : 6 - 5 (0 bit)
access : read-write

P7 : Bit7 of PFR1
bits : 7 - 6 (0 bit)
access : read-write

P8 : Bit8 of PFR1
bits : 8 - 7 (0 bit)
access : read-write

P9 : Bit9 of PFR1
bits : 9 - 8 (0 bit)
access : read-write

PA : Bit10 of PFR1
bits : 10 - 9 (0 bit)
access : read-write

PB : Bit11 of PFR1
bits : 11 - 10 (0 bit)
access : read-write

PC : Bit12 of PFR1
bits : 12 - 11 (0 bit)
access : read-write

PD : Bit13 of PFR1
bits : 13 - 12 (0 bit)
access : read-write

PE : Bit14 of PFR1
bits : 14 - 13 (0 bit)
access : read-write

PF : Bit15 of PFR1
bits : 15 - 14 (0 bit)
access : read-write


PDOR0

Port output data register 0
address_offset : 0x400 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDOR0 PDOR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PDOR1

Port output data register 1
address_offset : 0x404 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDOR1 PDOR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PDOR2

Port output data register 2
address_offset : 0x408 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDOR2 PDOR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PDOR3

Port output data register 3
address_offset : 0x40C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDOR3 PDOR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PDOR4

Port output data register 4
address_offset : 0x410 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDOR4 PDOR4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PDOR5

Port output data register 5
address_offset : 0x414 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDOR5 PDOR5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PDOR6

Port output data register 6
address_offset : 0x418 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDOR6 PDOR6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PDOR8

Port output data register 8
address_offset : 0x420 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDOR8 PDOR8 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PDORE

Port output data register E
address_offset : 0x438 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDORE PDORE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADE

Analog input setting register
address_offset : 0x500 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADE ADE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 AN8 AN9 AN10 AN11 AN12 AN13 AN14 AN15

AN0 : Bit0 of ADE
bits : 0 - -1 (0 bit)
access : read-write

AN1 : Bit1 of ADE
bits : 1 - 0 (0 bit)
access : read-write

AN2 : Bit2 of ADE
bits : 2 - 1 (0 bit)
access : read-write

AN3 : Bit3 of ADE
bits : 3 - 2 (0 bit)
access : read-write

AN4 : Bit4 of ADE
bits : 4 - 3 (0 bit)
access : read-write

AN5 : Bit5 of ADE
bits : 5 - 4 (0 bit)
access : read-write

AN6 : Bit6 of ADE
bits : 6 - 5 (0 bit)
access : read-write

AN7 : Bit7 of ADE
bits : 7 - 6 (0 bit)
access : read-write

AN8 : Bit8 of ADE
bits : 8 - 7 (0 bit)
access : read-write

AN9 : Bit9 of ADE
bits : 9 - 8 (0 bit)
access : read-write

AN10 : Bit10 of ADE
bits : 10 - 9 (0 bit)
access : read-write

AN11 : Bit11 of ADE
bits : 11 - 10 (0 bit)
access : read-write

AN12 : Bit12 of ADE
bits : 12 - 11 (0 bit)
access : read-write

AN13 : Bit13 of ADE
bits : 13 - 12 (0 bit)
access : read-write

AN14 : Bit14 of ADE
bits : 14 - 13 (0 bit)
access : read-write

AN15 : Bit15 of ADE
bits : 15 - 14 (0 bit)
access : read-write


SPSR

Special port setting register
address_offset : 0x580 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SPSR SPSR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SUBXC MAINXC

SUBXC : Sub clock(oscillation) pin setting bit
bits : 0 - -1 (0 bit)
access : read-write

MAINXC : Main clock(oscillation) pin setting bit
bits : 2 - 1 (0 bit)
access : read-write


EPFR00

Extended pin function setting register 00
address_offset : 0x600 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EPFR00 EPFR00 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 NMIS CROUTE RTCCOE SUBOUTE JTAGEN0B JTAGEN1S

NMIS : NMIX function select bit
bits : 0 - -1 (0 bit)
access : read-write

CROUTE : Internal high-speed CR oscillation output function select bit
bits : 1 - 1 (1 bit)
access : read-write

RTCCOE : RTC clock output select bit
bits : 4 - 4 (1 bit)
access : read-write

SUBOUTE : Sub clock divide output function select bit
bits : 6 - 6 (1 bit)
access : read-write

JTAGEN0B : JTAG function select bit0
bits : 16 - 15 (0 bit)
access : read-write

JTAGEN1S : JTAG function select bit1
bits : 17 - 16 (0 bit)
access : read-write


EPFR01

Extended pin function setting register 01
address_offset : 0x604 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EPFR01 EPFR01 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RTO00E RTO01E RTO02E RTO03E RTO04E RTO05E DTTI0C DTTI0S FRCK0S IC00S IC01S IC02S IC03S

RTO00E : RTO00E output select bit
bits : 0 - 0 (1 bit)
access : read-write

RTO01E : RTO01E output select bit
bits : 2 - 2 (1 bit)
access : read-write

RTO02E : RTO02E output select bit
bits : 4 - 4 (1 bit)
access : read-write

RTO03E : RTO03E output select bit
bits : 6 - 6 (1 bit)
access : read-write

RTO04E : RTO04E output select bit
bits : 8 - 8 (1 bit)
access : read-write

RTO05E : RTO05E output select bit
bits : 10 - 10 (1 bit)
access : read-write

DTTI0C : DTTIX0 function select bit
bits : 12 - 11 (0 bit)
access : read-write

DTTI0S : DTTIX0 input select bit
bits : 16 - 16 (1 bit)
access : read-write

FRCK0S : FRCK0 input select bit
bits : 18 - 18 (1 bit)
access : read-write

IC00S : IC00 input select bit
bits : 20 - 21 (2 bit)
access : read-write

IC01S : IC01 input select bit
bits : 23 - 24 (2 bit)
access : read-write

IC02S : IC02 input select bit
bits : 26 - 27 (2 bit)
access : read-write

IC03S : IC03 input select bit
bits : 29 - 30 (2 bit)
access : read-write


EPFR04

Extended pin function setting register 04
address_offset : 0x610 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EPFR04 EPFR04 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TIOA0E TIOB0S TIOA1S TIOA1E TIOB1S TIOA2E TIOB2S TIOA3S TIOA3E TIOB3S

TIOA0E : TIOA0 output select bit
bits : 2 - 2 (1 bit)
access : read-write

TIOB0S : TIOB0 input select bit
bits : 4 - 5 (2 bit)
access : read-write

TIOA1S : TIOA1 input select bit
bits : 8 - 8 (1 bit)
access : read-write

TIOA1E : TIOA1E output select bit
bits : 10 - 10 (1 bit)
access : read-write

TIOB1S : TIOB1 input select bit
bits : 12 - 12 (1 bit)
access : read-write

TIOA2E : TIOA2 output select bit
bits : 18 - 18 (1 bit)
access : read-write

TIOB2S : TIOB2 input select bit
bits : 20 - 20 (1 bit)
access : read-write

TIOA3S : TIOA3 input select bit
bits : 24 - 24 (1 bit)
access : read-write

TIOA3E : TIOA3E output select bit
bits : 26 - 26 (1 bit)
access : read-write

TIOB3S : TIOB3 input select bit
bits : 28 - 28 (1 bit)
access : read-write


EPFR05

Extended pin function setting register 05
address_offset : 0x614 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EPFR05 EPFR05 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TIOA4E TIOB4S TIOA5S TIOA5E TIOB5S TIOA6E TIOB6S TIOA7S TIOA7E TIOB7S

TIOA4E : TIOA4 output select bit
bits : 2 - 2 (1 bit)
access : read-write

TIOB4S : TIOB4 input select bit
bits : 4 - 4 (1 bit)
access : read-write

TIOA5S : TIOA5 input select bit
bits : 8 - 8 (1 bit)
access : read-write

TIOA5E : TIOA5E output select bit
bits : 10 - 10 (1 bit)
access : read-write

TIOB5S : TIOB5 input select bit
bits : 12 - 12 (1 bit)
access : read-write

TIOA6E : TIOA6 output select bit
bits : 18 - 18 (1 bit)
access : read-write

TIOB6S : TIOB6 input select bit
bits : 20 - 20 (1 bit)
access : read-write

TIOA7S : TIOA7 input select bit
bits : 24 - 24 (1 bit)
access : read-write

TIOA7E : TIOA7E output select bit
bits : 26 - 26 (1 bit)
access : read-write

TIOB7S : TIOB7 input select Bit
bits : 28 - 28 (1 bit)
access : read-write


EPFR06

Extended pin function setting register 06
address_offset : 0x618 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EPFR06 EPFR06 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EINT00S EINT01S EINT02S EINT03S EINT04S EINT05S EINT06S EINT07S EINT08S EINT09S EINT10S EINT11S EINT12S EINT13S EINT14S EINT15S

EINT00S : External interrupt 0 input select bit
bits : 0 - 0 (1 bit)
access : read-write

EINT01S : External interrupt 1 input select bit
bits : 2 - 2 (1 bit)
access : read-write

EINT02S : External interrupt 2 input select bit
bits : 4 - 4 (1 bit)
access : read-write

EINT03S : External interrupt 3 input select bit
bits : 6 - 6 (1 bit)
access : read-write

EINT04S : External interrupt 4 input select bit
bits : 8 - 8 (1 bit)
access : read-write

EINT05S : External interrupt 5 input select bit
bits : 10 - 10 (1 bit)
access : read-write

EINT06S : External interrupt 6 input select bit
bits : 12 - 12 (1 bit)
access : read-write

EINT07S : External interrupt 7 input select bit
bits : 14 - 14 (1 bit)
access : read-write

EINT08S : External interrupt 8 input select bit
bits : 16 - 16 (1 bit)
access : read-write

EINT09S : External interrupt 9 input select bit
bits : 18 - 18 (1 bit)
access : read-write

EINT10S : External interrupt 10 input select bit
bits : 20 - 20 (1 bit)
access : read-write

EINT11S : External interrupt 11 input select bit
bits : 22 - 22 (1 bit)
access : read-write

EINT12S : External interrupt 12 input select bit
bits : 24 - 24 (1 bit)
access : read-write

EINT13S : External interrupt 13 input select bit
bits : 26 - 26 (1 bit)
access : read-write

EINT14S : External interrupt 14 input select bit
bits : 28 - 28 (1 bit)
access : read-write

EINT15S : External interrupt 15 input select bit
bits : 30 - 30 (1 bit)
access : read-write


EPFR07

Extended pin function setting register 07
address_offset : 0x61C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EPFR07 EPFR07 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SIN0S SOT0B SCK0B SIN1S SOT1B SCK1B SIN2S SOT2B SCK2B SIN3S SOT3B SCK3B

SIN0S : SIN0S input select bit
bits : 4 - 4 (1 bit)
access : read-write

SOT0B : SOT0B input/output select bit
bits : 6 - 6 (1 bit)
access : read-write

SCK0B : SCK0 input/output select bit
bits : 8 - 8 (1 bit)
access : read-write

SIN1S : SIN1S input select bit
bits : 10 - 10 (1 bit)
access : read-write

SOT1B : SCK1B input/output select bit
bits : 12 - 12 (1 bit)
access : read-write

SCK1B : SCK1 input/output select bit
bits : 14 - 14 (1 bit)
access : read-write

SIN2S : SIN2S input select bit
bits : 16 - 16 (1 bit)
access : read-write

SOT2B : SOT2B input/output select bit
bits : 18 - 18 (1 bit)
access : read-write

SCK2B : SCK2 input/output select bit
bits : 20 - 20 (1 bit)
access : read-write

SIN3S : SIN3S input select bit
bits : 22 - 22 (1 bit)
access : read-write

SOT3B : SOT3B input/output select bit
bits : 24 - 24 (1 bit)
access : read-write

SCK3B : SCK3 input/output select bit
bits : 26 - 26 (1 bit)
access : read-write


EPFR08

Extended pin function setting register 08
address_offset : 0x620 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EPFR08 EPFR08 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RTS4E CTS4S SIN4S SOT4B SCK4B SIN5S SOT5B SCK5B SIN6S SOT6B SCK6B SIN7S SOT7B SCK7B

RTS4E : RTS4E Output Select bits
bits : 0 - 0 (1 bit)
access : read-write

CTS4S : CTS4S Input Select bits
bits : 2 - 2 (1 bit)
access : read-write

SIN4S : SIN4S input select bit
bits : 4 - 4 (1 bit)
access : read-write

SOT4B : SOT4B input/output select bit
bits : 6 - 6 (1 bit)
access : read-write

SCK4B : SCK4 input/output select bit
bits : 8 - 8 (1 bit)
access : read-write

SIN5S : SIN5S input select bit
bits : 10 - 10 (1 bit)
access : read-write

SOT5B : SOT5B input/output select bit
bits : 12 - 12 (1 bit)
access : read-write

SCK5B : SCK5 input/output select bit
bits : 14 - 14 (1 bit)
access : read-write

SIN6S : SIN6S input select bit
bits : 16 - 16 (1 bit)
access : read-write

SOT6B : SOT6B input/output select bit
bits : 18 - 18 (1 bit)
access : read-write

SCK6B : SCK6 input/output select bit
bits : 20 - 20 (1 bit)
access : read-write

SIN7S : SIN7S input select bit
bits : 22 - 22 (1 bit)
access : read-write

SOT7B : SOT7B input/output select bit
bits : 24 - 24 (1 bit)
access : read-write

SCK7B : SCK7 input/output select bit
bits : 26 - 26 (1 bit)
access : read-write


EPFR09

Extended pin function setting register 09
address_offset : 0x624 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EPFR09 EPFR09 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADTRG0S

ADTRG0S : ADTRG0 input select bit
bits : 12 - 14 (3 bit)
access : read-write


EPFR14

Extended pin function setting register 14
address_offset : 0x638 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EPFR14 EPFR14 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CEC0B CEC1B

CEC0B : CEC0 Input/Output Select bit
bits : 30 - 29 (0 bit)
access : read-write

CEC1B : CEC1 Input/Output Select bit
bits : 31 - 30 (0 bit)
access : read-write


PZR0

Port Pseudo Open Drain Setting Register 0
address_offset : 0x700 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PZR0 PZR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PB PC

PB : Bit11 of PZR0
bits : 11 - 10 (0 bit)
access : read-write

PC : Bit12 of PZR0
bits : 12 - 11 (0 bit)
access : read-write


PZR6

Port Pseudo Open Drain Setting Register 6
address_offset : 0x718 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PZR6 PZR6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0

P0 : Bit0 of PZR6
bits : 0 - -1 (0 bit)
access : read-write


PZR8

Port Pseudo Open Drain Setting Register 8
address_offset : 0x720 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PZR8 PZR8 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P1 P2

P1 : Bit1 of PZR8
bits : 1 - 0 (0 bit)
access : read-write

P2 : Bit2 of PZR8
bits : 2 - 1 (0 bit)
access : read-write


PFR2

Port function setting register 2
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PFR2 PFR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3

P0 : Bit0 of PFR2
bits : 0 - -1 (0 bit)
access : read-write

P1 : Bit1 of PFR2
bits : 1 - 0 (0 bit)
access : read-write

P2 : Bit2 of PFR2
bits : 2 - 1 (0 bit)
access : read-write

P3 : Bit3 of PFR2
bits : 3 - 2 (0 bit)
access : read-write


PFR3

Port function setting register 3
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PFR3 PFR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF

P0 : Bit0 of PFR3
bits : 0 - -1 (0 bit)
access : read-write

P1 : Bit1 of PFR3
bits : 1 - 0 (0 bit)
access : read-write

P2 : Bit2 of PFR3
bits : 2 - 1 (0 bit)
access : read-write

P3 : Bit3 of PFR3
bits : 3 - 2 (0 bit)
access : read-write

P4 : Bit4 of PFR3
bits : 4 - 3 (0 bit)
access : read-write

P5 : Bit5 of PFR3
bits : 5 - 4 (0 bit)
access : read-write

P6 : Bit6 of PFR3
bits : 6 - 5 (0 bit)
access : read-write

P7 : Bit7 of PFR3
bits : 7 - 6 (0 bit)
access : read-write

P8 : Bit8 of PFR3
bits : 8 - 7 (0 bit)
access : read-write

P9 : Bit9 of PFR3
bits : 9 - 8 (0 bit)
access : read-write

PA : Bit10 of PFR3
bits : 10 - 9 (0 bit)
access : read-write

PB : Bit11 of PFR3
bits : 11 - 10 (0 bit)
access : read-write

PC : Bit12 of PFR3
bits : 12 - 11 (0 bit)
access : read-write

PD : Bit13 of PFR3
bits : 13 - 12 (0 bit)
access : read-write

PE : Bit14 of PFR3
bits : 14 - 13 (0 bit)
access : read-write

PF : Bit15 of PFR3
bits : 15 - 14 (0 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.