\n

EXTI

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x10 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x14 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x18 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0xC Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x4 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x8 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

Registers

ENIR

ELVR1

NMIRR

NMICL

EIRR

EICL

ELVR


ENIR

register ENIR
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ENIR ENIR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN0 EN1 EN2 EN3 EN4 EN5 EN6 EN7 EN12 EN13 EN14 EN15 EN16 EN17 EN18 EN19 EN20 EN21 EN22

EN0 : bitfield EN0
bits : 0 - -1 (0 bit)
access : read-write

EN1 : bitfield EN1
bits : 1 - 0 (0 bit)
access : read-write

EN2 : bitfield EN2
bits : 2 - 1 (0 bit)
access : read-write

EN3 : bitfield EN3
bits : 3 - 2 (0 bit)
access : read-write

EN4 : bitfield EN4
bits : 4 - 3 (0 bit)
access : read-write

EN5 : bitfield EN5
bits : 5 - 4 (0 bit)
access : read-write

EN6 : bitfield EN6
bits : 6 - 5 (0 bit)
access : read-write

EN7 : bitfield EN7
bits : 7 - 6 (0 bit)
access : read-write

EN12 : bitfield EN12
bits : 12 - 11 (0 bit)
access : read-write

EN13 : bitfield EN13
bits : 13 - 12 (0 bit)
access : read-write

EN14 : bitfield EN14
bits : 14 - 13 (0 bit)
access : read-write

EN15 : bitfield EN15
bits : 15 - 14 (0 bit)
access : read-write

EN16 : bitfield EN16
bits : 16 - 15 (0 bit)
access : read-write

EN17 : bitfield EN17
bits : 17 - 16 (0 bit)
access : read-write

EN18 : bitfield EN18
bits : 18 - 17 (0 bit)
access : read-write

EN19 : bitfield EN19
bits : 19 - 18 (0 bit)
access : read-write

EN20 : bitfield EN20
bits : 20 - 19 (0 bit)
access : read-write

EN21 : bitfield EN21
bits : 21 - 20 (0 bit)
access : read-write

EN22 : bitfield EN22
bits : 22 - 21 (0 bit)
access : read-write


ELVR1

register ELVR1
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ELVR1 ELVR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LA16 LB16 LA17 LB17 LA18 LB18 LA19 LB19 LA20 LB20 LA21 LB21 LA22 LB22

LA16 : bitfield LA16
bits : 0 - -1 (0 bit)
access : read-write

LB16 : bitfield LB16
bits : 1 - 0 (0 bit)
access : read-write

LA17 : bitfield LA17
bits : 2 - 1 (0 bit)
access : read-write

LB17 : bitfield LB17
bits : 3 - 2 (0 bit)
access : read-write

LA18 : bitfield LA18
bits : 4 - 3 (0 bit)
access : read-write

LB18 : bitfield LB18
bits : 5 - 4 (0 bit)
access : read-write

LA19 : bitfield LA19
bits : 6 - 5 (0 bit)
access : read-write

LB19 : bitfield LB19
bits : 7 - 6 (0 bit)
access : read-write

LA20 : bitfield LA20
bits : 8 - 7 (0 bit)
access : read-write

LB20 : bitfield LB20
bits : 9 - 8 (0 bit)
access : read-write

LA21 : bitfield LA21
bits : 10 - 9 (0 bit)
access : read-write

LB21 : bitfield LB21
bits : 11 - 10 (0 bit)
access : read-write

LA22 : bitfield LA22
bits : 12 - 11 (0 bit)
access : read-write

LB22 : bitfield LB22
bits : 13 - 12 (0 bit)
access : read-write


NMIRR

register NMIRR
address_offset : 0x14 Bytes (0x0)
size : 8 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

NMIRR NMIRR read-only 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 NR

NR : bitfield NR
bits : 0 - -1 (0 bit)
access : read-only


NMICL

register NMICL
address_offset : 0x18 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

NMICL NMICL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 NCL

NCL : bitfield NCL
bits : 0 - -1 (0 bit)
access : read-write


EIRR

register EIRR
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

EIRR EIRR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ER0 ER1 ER2 ER3 ER4 ER5 ER6 ER7 ER12 ER13 ER14 ER15 ER16 ER17 ER18 ER19 ER20 ER21 ER22

ER0 : bitfield ER0
bits : 0 - -1 (0 bit)
access : read-write

ER1 : bitfield ER1
bits : 1 - 0 (0 bit)
access : read-write

ER2 : bitfield ER2
bits : 2 - 1 (0 bit)
access : read-write

ER3 : bitfield ER3
bits : 3 - 2 (0 bit)
access : read-write

ER4 : bitfield ER4
bits : 4 - 3 (0 bit)
access : read-write

ER5 : bitfield ER5
bits : 5 - 4 (0 bit)
access : read-write

ER6 : bitfield ER6
bits : 6 - 5 (0 bit)
access : read-write

ER7 : bitfield ER7
bits : 7 - 6 (0 bit)
access : read-write

ER12 : bitfield ER12
bits : 12 - 11 (0 bit)
access : read-write

ER13 : bitfield ER13
bits : 13 - 12 (0 bit)
access : read-write

ER14 : bitfield ER14
bits : 14 - 13 (0 bit)
access : read-write

ER15 : bitfield ER15
bits : 15 - 14 (0 bit)
access : read-write

ER16 : bitfield ER16
bits : 16 - 15 (0 bit)
access : read-write

ER17 : bitfield ER17
bits : 17 - 16 (0 bit)
access : read-write

ER18 : bitfield ER18
bits : 18 - 17 (0 bit)
access : read-write

ER19 : bitfield ER19
bits : 19 - 18 (0 bit)
access : read-write

ER20 : bitfield ER20
bits : 20 - 19 (0 bit)
access : read-write

ER21 : bitfield ER21
bits : 21 - 20 (0 bit)
access : read-write

ER22 : bitfield ER22
bits : 22 - 21 (0 bit)
access : read-write


EICL

register EICL
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EICL EICL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ECL0 ECL1 ECL2 ECL3 ECL4 ECL5 ECL6 ECL7 ECL12 ECL13 ECL14 ECL15 ECL16 ECL17 ECL18 ECL19 ECL20 ECL21 ECL22

ECL0 : bitfield ECL0
bits : 0 - -1 (0 bit)
access : read-write

ECL1 : bitfield ECL1
bits : 1 - 0 (0 bit)
access : read-write

ECL2 : bitfield ECL2
bits : 2 - 1 (0 bit)
access : read-write

ECL3 : bitfield ECL3
bits : 3 - 2 (0 bit)
access : read-write

ECL4 : bitfield ECL4
bits : 4 - 3 (0 bit)
access : read-write

ECL5 : bitfield ECL5
bits : 5 - 4 (0 bit)
access : read-write

ECL6 : bitfield ECL6
bits : 6 - 5 (0 bit)
access : read-write

ECL7 : bitfield ECL7
bits : 7 - 6 (0 bit)
access : read-write

ECL12 : bitfield ECL12
bits : 12 - 11 (0 bit)
access : read-write

ECL13 : bitfield ECL13
bits : 13 - 12 (0 bit)
access : read-write

ECL14 : bitfield ECL14
bits : 14 - 13 (0 bit)
access : read-write

ECL15 : bitfield ECL15
bits : 15 - 14 (0 bit)
access : read-write

ECL16 : bitfield ECL16
bits : 16 - 15 (0 bit)
access : read-write

ECL17 : bitfield ECL17
bits : 17 - 16 (0 bit)
access : read-write

ECL18 : bitfield ECL18
bits : 18 - 17 (0 bit)
access : read-write

ECL19 : bitfield ECL19
bits : 19 - 18 (0 bit)
access : read-write

ECL20 : bitfield ECL20
bits : 20 - 19 (0 bit)
access : read-write

ECL21 : bitfield ECL21
bits : 21 - 20 (0 bit)
access : read-write

ECL22 : bitfield ECL22
bits : 22 - 21 (0 bit)
access : read-write


ELVR

register ELVR
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ELVR ELVR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LA0 LB0 LA1 LB1 LA2 LB2 LA3 LB3 LA4 LB4 LA5 LB5 LA6 LB6 LA7 LB7 LA12 LB12 LA13 LB13 LA14 LB14 LA15 LB15

LA0 : bitfield LA0
bits : 0 - -1 (0 bit)
access : read-write

LB0 : bitfield LB0
bits : 1 - 0 (0 bit)
access : read-write

LA1 : bitfield LA1
bits : 2 - 1 (0 bit)
access : read-write

LB1 : bitfield LB1
bits : 3 - 2 (0 bit)
access : read-write

LA2 : bitfield LA2
bits : 4 - 3 (0 bit)
access : read-write

LB2 : bitfield LB2
bits : 5 - 4 (0 bit)
access : read-write

LA3 : bitfield LA3
bits : 6 - 5 (0 bit)
access : read-write

LB3 : bitfield LB3
bits : 7 - 6 (0 bit)
access : read-write

LA4 : bitfield LA4
bits : 8 - 7 (0 bit)
access : read-write

LB4 : bitfield LB4
bits : 9 - 8 (0 bit)
access : read-write

LA5 : bitfield LA5
bits : 10 - 9 (0 bit)
access : read-write

LB5 : bitfield LB5
bits : 11 - 10 (0 bit)
access : read-write

LA6 : bitfield LA6
bits : 12 - 11 (0 bit)
access : read-write

LB6 : bitfield LB6
bits : 13 - 12 (0 bit)
access : read-write

LA7 : bitfield LA7
bits : 14 - 13 (0 bit)
access : read-write

LB7 : bitfield LB7
bits : 15 - 14 (0 bit)
access : read-write

LA12 : bitfield LA12
bits : 24 - 23 (0 bit)
access : read-write

LB12 : bitfield LB12
bits : 25 - 24 (0 bit)
access : read-write

LA13 : bitfield LA13
bits : 26 - 25 (0 bit)
access : read-write

LB13 : bitfield LB13
bits : 27 - 26 (0 bit)
access : read-write

LA14 : bitfield LA14
bits : 28 - 27 (0 bit)
access : read-write

LB14 : bitfield LB14
bits : 29 - 28 (0 bit)
access : read-write

LA15 : bitfield LA15
bits : 30 - 29 (0 bit)
access : read-write

LB15 : bitfield LB15
bits : 31 - 30 (0 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.