\n
address_offset : 0x0 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x10 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x110 Bytes (0x0)
size : 0x20 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x200 Bytes (0x0)
size : 0x204 byte (0x0)
mem_usage : registers
protection : not protected
DMA Request Selection Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
USBEP1 : USB ch.0 function endpoint 1 DRQ interrupt
bits : 0 - -1 (0 bit)
access : read-write
USBEP2 : USB ch.0 function endpoint 2 DRQ interrupt
bits : 1 - 0 (0 bit)
access : read-write
USBEP3 : USB ch.0 function endpoint 3 DRQ interrupt
bits : 2 - 1 (0 bit)
access : read-write
USBEP4 : USB ch.0 function endpoint 4 DRQ interrupt
bits : 3 - 2 (0 bit)
access : read-write
USBEP5 : USB ch.0 function endpoint 5 DRQ interrupt
bits : 4 - 3 (0 bit)
access : read-write
ADCSCAN0 : A/D converter unit 0 scan conversion interrupt
bits : 5 - 4 (0 bit)
access : read-write
ADCSCAN1 : A/D converter unit 1 scan conversion interrupt
bits : 6 - 5 (0 bit)
access : read-write
ADCSCAN2 : A/D converter unit 2 scan conversion interrupt
bits : 7 - 6 (0 bit)
access : read-write
IRQ0BT0 : Base timer ch.6 source 0 (IRQ0) interrupt
bits : 8 - 7 (0 bit)
access : read-write
IRQ0BT2 : Base timer ch.2 source 0 (IRQ0) interrupt
bits : 9 - 8 (0 bit)
access : read-write
IRQ0BT4 : Base timer ch.4 source 0 (IRQ0) interrupt
bits : 10 - 9 (0 bit)
access : read-write
IRQ0BT6 : Base timer ch.6 source 0 (IRQ0) interrupt
bits : 11 - 10 (0 bit)
access : read-write
MFS0RX : MFS ch.0 reception interrupt.
bits : 12 - 11 (0 bit)
access : read-write
MFS0TX : MFS ch.0 transmission interrupt
bits : 13 - 12 (0 bit)
access : read-write
MFS1RX : MFS ch.1 reception interrupt
bits : 14 - 13 (0 bit)
access : read-write
MFS1TX : MFS ch.1 transmission interrupt
bits : 15 - 14 (0 bit)
access : read-write
MFS2RX : MFS ch.2 reception interrupt
bits : 16 - 15 (0 bit)
access : read-write
MFS2TX : MFS ch.2 transmission interrupt
bits : 17 - 16 (0 bit)
access : read-write
MFS3RX : MFS ch.3 reception interrupt
bits : 18 - 17 (0 bit)
access : read-write
MFS3TX : MFS ch.3 transmission interrupt
bits : 19 - 18 (0 bit)
access : read-write
MFS4RX : MFS ch.4 reception interrupt
bits : 20 - 19 (0 bit)
access : read-write
MFS4TX : MFS ch.4 transmission interrupt
bits : 21 - 20 (0 bit)
access : read-write
MFS5RX : MFS ch.5 reception interrupt
bits : 22 - 21 (0 bit)
access : read-write
MFS5TX : MFS ch.5 transmission interrupt
bits : 23 - 22 (0 bit)
access : read-write
MFS6RX : MFS ch.6 reception interrupt
bits : 24 - 23 (0 bit)
access : read-write
MFS6TX : MFS ch.6 transmission interrupt
bits : 25 - 24 (0 bit)
access : read-write
MFS7RX : MFS ch.7 reception interrupt
bits : 26 - 25 (0 bit)
access : read-write
MFS7TX : MFS ch.7 transmission interrupt
bits : 27 - 26 (0 bit)
access : read-write
EXINT0 : External pin interrupt ch.0
bits : 28 - 27 (0 bit)
access : read-write
EXINT1 : External pin interrupt ch.1
bits : 29 - 28 (0 bit)
access : read-write
EXINT2 : External pin interrupt ch.2
bits : 30 - 29 (0 bit)
access : read-write
EXINT3 : External pin interrupt ch.3
bits : 31 - 30 (0 bit)
access : read-write
USB ch.0 Odd Packet Size DMA Enable Register
address_offset : 0x10 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ODDPKS0 : If the transfer destination address of DMAC is USB.EP1DT, the bit width of the last transfer data is converted to Byte.
bits : 0 - -1 (0 bit)
access : read-write
ODDPKS1 : If the transfer destination address of DMAC is USB.EP2DT, the bit width of the last transfer data is converted to Byte.
bits : 1 - 0 (0 bit)
access : read-write
ODDPKS2 : If the transfer destination address of DMAC is USB.EP3DT, the bit width of the last transfer data is converted to Byte.
bits : 2 - 1 (0 bit)
access : read-write
ODDPKS3 : If the transfer destination address of DMAC is USB.EP4DT, the bit width of the last transfer data is converted to Byte.
bits : 3 - 2 (0 bit)
access : read-write
ODDPKS4 : If the transfer destination address of DMAC is USB.EP5DT, the bit width of the last transfer data is converted to Byte.
bits : 4 - 3 (0 bit)
access : read-write
Relocate Interrupt Selection Register (IRQ003)
address_offset : 0x110 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SELIRQ : specify the IRQ no. of a peripheral interrupt to be relocated
bits : 0 - 6 (7 bit)
access : read-write
SELBIT0 : Bit0 of the interrupt source is moved to bit0 of the relocate interrupt.
bits : 16 - 15 (0 bit)
access : read-write
SELBIT1 : Bit1 of the interrupt source is moved to bit1 of the relocate interrupt.
bits : 17 - 16 (0 bit)
access : read-write
SELBIT2 : Bit2 of the interrupt source is moved to bit2 of the relocate interrupt.
bits : 18 - 17 (0 bit)
access : read-write
SELBIT3 : Bit3 of the interrupt source is moved to bit3 of the relocate interrupt.
bits : 19 - 18 (0 bit)
access : read-write
SELBIT4 : Bit4 of the interrupt source is moved to bit4 of the relocate interrupt.
bits : 20 - 19 (0 bit)
access : read-write
SELBIT5 : Bit5 of the interrupt source is moved to bit5 of the relocate interrupt.
bits : 21 - 20 (0 bit)
access : read-write
SELBIT6 : Bit6 of the interrupt source is moved to bit6 of the relocate interrupt.
bits : 22 - 21 (0 bit)
access : read-write
SELBIT7 : Bit7 of the interrupt source is moved to bit7 of the relocate interrupt.
bits : 23 - 22 (0 bit)
access : read-write
Relocate Interrupt Selection Register (IRQ004)
address_offset : 0x114 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SELIRQ : specify the IRQ no. of a peripheral interrupt to be relocated
bits : 0 - 6 (7 bit)
access : read-write
SELBIT0 : Bit0 of the interrupt source is moved to bit0 of the relocate interrupt.
bits : 16 - 15 (0 bit)
access : read-write
SELBIT1 : Bit1 of the interrupt source is moved to bit1 of the relocate interrupt.
bits : 17 - 16 (0 bit)
access : read-write
SELBIT2 : Bit2 of the interrupt source is moved to bit2 of the relocate interrupt.
bits : 18 - 17 (0 bit)
access : read-write
SELBIT3 : Bit3 of the interrupt source is moved to bit3 of the relocate interrupt.
bits : 19 - 18 (0 bit)
access : read-write
SELBIT4 : Bit4 of the interrupt source is moved to bit4 of the relocate interrupt.
bits : 20 - 19 (0 bit)
access : read-write
SELBIT5 : Bit5 of the interrupt source is moved to bit5 of the relocate interrupt.
bits : 21 - 20 (0 bit)
access : read-write
SELBIT6 : Bit6 of the interrupt source is moved to bit6 of the relocate interrupt.
bits : 22 - 21 (0 bit)
access : read-write
SELBIT7 : Bit7 of the interrupt source is moved to bit7 of the relocate interrupt.
bits : 23 - 22 (0 bit)
access : read-write
Relocate Interrupt Selection Register (IRQ005)
address_offset : 0x118 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SELIRQ : specify the IRQ no. of a peripheral interrupt to be relocated
bits : 0 - 6 (7 bit)
access : read-write
SELBIT0 : Bit0 of the interrupt source is moved to bit0 of the relocate interrupt.
bits : 16 - 15 (0 bit)
access : read-write
SELBIT1 : Bit1 of the interrupt source is moved to bit1 of the relocate interrupt.
bits : 17 - 16 (0 bit)
access : read-write
SELBIT2 : Bit2 of the interrupt source is moved to bit2 of the relocate interrupt.
bits : 18 - 17 (0 bit)
access : read-write
SELBIT3 : Bit3 of the interrupt source is moved to bit3 of the relocate interrupt.
bits : 19 - 18 (0 bit)
access : read-write
SELBIT4 : Bit4 of the interrupt source is moved to bit4 of the relocate interrupt.
bits : 20 - 19 (0 bit)
access : read-write
SELBIT5 : Bit5 of the interrupt source is moved to bit5 of the relocate interrupt.
bits : 21 - 20 (0 bit)
access : read-write
SELBIT6 : Bit6 of the interrupt source is moved to bit6 of the relocate interrupt.
bits : 22 - 21 (0 bit)
access : read-write
SELBIT7 : Bit7 of the interrupt source is moved to bit7 of the relocate interrupt.
bits : 23 - 22 (0 bit)
access : read-write
Relocate Interrupt Selection Register (IRQ006)
address_offset : 0x11C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SELIRQ : specify the IRQ no. of a peripheral interrupt to be relocated
bits : 0 - 6 (7 bit)
access : read-write
SELBIT0 : Bit0 of the interrupt source is moved to bit0 of the relocate interrupt.
bits : 16 - 15 (0 bit)
access : read-write
SELBIT1 : Bit1 of the interrupt source is moved to bit1 of the relocate interrupt.
bits : 17 - 16 (0 bit)
access : read-write
SELBIT2 : Bit2 of the interrupt source is moved to bit2 of the relocate interrupt.
bits : 18 - 17 (0 bit)
access : read-write
SELBIT3 : Bit3 of the interrupt source is moved to bit3 of the relocate interrupt.
bits : 19 - 18 (0 bit)
access : read-write
SELBIT4 : Bit4 of the interrupt source is moved to bit4 of the relocate interrupt.
bits : 20 - 19 (0 bit)
access : read-write
SELBIT5 : Bit5 of the interrupt source is moved to bit5 of the relocate interrupt.
bits : 21 - 20 (0 bit)
access : read-write
SELBIT6 : Bit6 of the interrupt source is moved to bit6 of the relocate interrupt.
bits : 22 - 21 (0 bit)
access : read-write
SELBIT7 : Bit7 of the interrupt source is moved to bit7 of the relocate interrupt.
bits : 23 - 22 (0 bit)
access : read-write
Relocate Interrupt Selection Register (IRQ007)
address_offset : 0x120 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SELIRQ : specify the IRQ no. of a peripheral interrupt to be relocated
bits : 0 - 6 (7 bit)
access : read-write
SELBIT0 : Bit0 of the interrupt source is moved to bit0 of the relocate interrupt.
bits : 16 - 15 (0 bit)
access : read-write
SELBIT1 : Bit1 of the interrupt source is moved to bit1 of the relocate interrupt.
bits : 17 - 16 (0 bit)
access : read-write
SELBIT2 : Bit2 of the interrupt source is moved to bit2 of the relocate interrupt.
bits : 18 - 17 (0 bit)
access : read-write
SELBIT3 : Bit3 of the interrupt source is moved to bit3 of the relocate interrupt.
bits : 19 - 18 (0 bit)
access : read-write
SELBIT4 : Bit4 of the interrupt source is moved to bit4 of the relocate interrupt.
bits : 20 - 19 (0 bit)
access : read-write
SELBIT5 : Bit5 of the interrupt source is moved to bit5 of the relocate interrupt.
bits : 21 - 20 (0 bit)
access : read-write
SELBIT6 : Bit6 of the interrupt source is moved to bit6 of the relocate interrupt.
bits : 22 - 21 (0 bit)
access : read-write
SELBIT7 : Bit7 of the interrupt source is moved to bit7 of the relocate interrupt.
bits : 23 - 22 (0 bit)
access : read-write
Relocate Interrupt Selection Register (IRQ008)
address_offset : 0x124 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SELIRQ : specify the IRQ no. of a peripheral interrupt to be relocated
bits : 0 - 6 (7 bit)
access : read-write
SELBIT0 : Bit0 of the interrupt source is moved to bit0 of the relocate interrupt.
bits : 16 - 15 (0 bit)
access : read-write
SELBIT1 : Bit1 of the interrupt source is moved to bit1 of the relocate interrupt.
bits : 17 - 16 (0 bit)
access : read-write
SELBIT2 : Bit2 of the interrupt source is moved to bit2 of the relocate interrupt.
bits : 18 - 17 (0 bit)
access : read-write
SELBIT3 : Bit3 of the interrupt source is moved to bit3 of the relocate interrupt.
bits : 19 - 18 (0 bit)
access : read-write
SELBIT4 : Bit4 of the interrupt source is moved to bit4 of the relocate interrupt.
bits : 20 - 19 (0 bit)
access : read-write
SELBIT5 : Bit5 of the interrupt source is moved to bit5 of the relocate interrupt.
bits : 21 - 20 (0 bit)
access : read-write
SELBIT6 : Bit6 of the interrupt source is moved to bit6 of the relocate interrupt.
bits : 22 - 21 (0 bit)
access : read-write
SELBIT7 : Bit7 of the interrupt source is moved to bit7 of the relocate interrupt.
bits : 23 - 22 (0 bit)
access : read-write
Relocate Interrupt Selection Register (IRQ009)
address_offset : 0x128 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SELIRQ : specify the IRQ no. of a peripheral interrupt to be relocated
bits : 0 - 6 (7 bit)
access : read-write
SELBIT0 : Bit0 of the interrupt source is moved to bit0 of the relocate interrupt.
bits : 16 - 15 (0 bit)
access : read-write
SELBIT1 : Bit1 of the interrupt source is moved to bit1 of the relocate interrupt.
bits : 17 - 16 (0 bit)
access : read-write
SELBIT2 : Bit2 of the interrupt source is moved to bit2 of the relocate interrupt.
bits : 18 - 17 (0 bit)
access : read-write
SELBIT3 : Bit3 of the interrupt source is moved to bit3 of the relocate interrupt.
bits : 19 - 18 (0 bit)
access : read-write
SELBIT4 : Bit4 of the interrupt source is moved to bit4 of the relocate interrupt.
bits : 20 - 19 (0 bit)
access : read-write
SELBIT5 : Bit5 of the interrupt source is moved to bit5 of the relocate interrupt.
bits : 21 - 20 (0 bit)
access : read-write
SELBIT6 : Bit6 of the interrupt source is moved to bit6 of the relocate interrupt.
bits : 22 - 21 (0 bit)
access : read-write
SELBIT7 : Bit7 of the interrupt source is moved to bit7 of the relocate interrupt.
bits : 23 - 22 (0 bit)
access : read-write
Relocate Interrupt Selection Register (IRQ010)
address_offset : 0x12C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SELIRQ : specify the IRQ no. of a peripheral interrupt to be relocated
bits : 0 - 6 (7 bit)
access : read-write
SELBIT0 : Bit0 of the interrupt source is moved to bit0 of the relocate interrupt.
bits : 16 - 15 (0 bit)
access : read-write
SELBIT1 : Bit1 of the interrupt source is moved to bit1 of the relocate interrupt.
bits : 17 - 16 (0 bit)
access : read-write
SELBIT2 : Bit2 of the interrupt source is moved to bit2 of the relocate interrupt.
bits : 18 - 17 (0 bit)
access : read-write
SELBIT3 : Bit3 of the interrupt source is moved to bit3 of the relocate interrupt.
bits : 19 - 18 (0 bit)
access : read-write
SELBIT4 : Bit4 of the interrupt source is moved to bit4 of the relocate interrupt.
bits : 20 - 19 (0 bit)
access : read-write
SELBIT5 : Bit5 of the interrupt source is moved to bit5 of the relocate interrupt.
bits : 21 - 20 (0 bit)
access : read-write
SELBIT6 : Bit6 of the interrupt source is moved to bit6 of the relocate interrupt.
bits : 22 - 21 (0 bit)
access : read-write
SELBIT7 : Bit7 of the interrupt source is moved to bit7 of the relocate interrupt.
bits : 23 - 22 (0 bit)
access : read-write
EXC02 batch read register
address_offset : 0x200 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
NMI : Interrupt request of the NMIX external pin
bits : 0 - -1 (0 bit)
access : read-only
HWINT : Interrupt request of the hardware watchdog timer
bits : 1 - 0 (0 bit)
access : read-only
IRQ000 Batch Read Register
address_offset : 0x204 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
FCSINT : Interrupt request of the anomalous frequency detected by the CSV
bits : 0 - -1 (0 bit)
access : read-only
IRQ001 Batch Read Register
address_offset : 0x208 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SWWDTINT : interrupt request of the software watchdog timer
bits : 0 - -1 (0 bit)
access : read-only
IRQ002 Batch Read Register
address_offset : 0x20C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
LVDINT : Low-voltage detection (LVD) interrupt request
bits : 0 - -1 (0 bit)
access : read-only
IRQ003 Batch Read Register
address_offset : 0x210 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQBIT0 : interrupt request of the interrupt selected in bit0 of IRQ003SEL Register
bits : 0 - -1 (0 bit)
access : read-only
IRQBIT1 : interrupt request of the interrupt selected in bit1 of IRQ003SEL Register
bits : 1 - 0 (0 bit)
access : read-only
IRQBIT2 : interrupt request of the interrupt selected in bit2 of IRQ003SEL Register
bits : 2 - 1 (0 bit)
access : read-only
IRQBIT3 : interrupt request of the interrupt selected in bit3 of IRQ003SEL Register
bits : 3 - 2 (0 bit)
access : read-only
IRQBIT4 : interrupt request of the interrupt selected in bit4 of IRQ003SEL Register
bits : 4 - 3 (0 bit)
access : read-only
IRQBIT5 : interrupt request of the interrupt selected in bit5 of IRQ003SEL Register
bits : 5 - 4 (0 bit)
access : read-only
IRQBIT6 : interrupt request of the interrupt selected in bit6 of IRQ003SEL Register
bits : 6 - 5 (0 bit)
access : read-only
IRQBIT7 : interrupt request of the interrupt selected in bit7 of IRQ003SEL Register
bits : 7 - 6 (0 bit)
access : read-only
IRQ004 Batch Read Register
address_offset : 0x214 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQBIT0 : interrupt request of the interrupt selected in bit0 of IRQ004SEL Register
bits : 0 - -1 (0 bit)
access : read-only
IRQBIT1 : interrupt request of the interrupt selected in bit1 of IRQ004SEL Register
bits : 1 - 0 (0 bit)
access : read-only
IRQBIT2 : interrupt request of the interrupt selected in bit2 of IRQ004SEL Register
bits : 2 - 1 (0 bit)
access : read-only
IRQBIT3 : interrupt request of the interrupt selected in bit3 of IRQ004SEL Register
bits : 3 - 2 (0 bit)
access : read-only
IRQBIT4 : interrupt request of the interrupt selected in bit4 of IRQ004SEL Register
bits : 4 - 3 (0 bit)
access : read-only
IRQBIT5 : interrupt request of the interrupt selected in bit5 of IRQ004SEL Register
bits : 5 - 4 (0 bit)
access : read-only
IRQBIT6 : interrupt request of the interrupt selected in bit6 of IRQ004SEL Register
bits : 6 - 5 (0 bit)
access : read-only
IRQBIT7 : interrupt request of the interrupt selected in bit7 of IRQ004SEL Register
bits : 7 - 6 (0 bit)
access : read-only
IRQ005 Batch Read Register
address_offset : 0x218 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQBIT0 : interrupt request of the interrupt selected in bit0 of IRQ005SEL Register
bits : 0 - -1 (0 bit)
access : read-only
IRQBIT1 : interrupt request of the interrupt selected in bit1 of IRQ005SEL Register
bits : 1 - 0 (0 bit)
access : read-only
IRQBIT2 : interrupt request of the interrupt selected in bit2 of IRQ005SEL Register
bits : 2 - 1 (0 bit)
access : read-only
IRQBIT3 : interrupt request of the interrupt selected in bit3 of IRQ005SEL Register
bits : 3 - 2 (0 bit)
access : read-only
IRQBIT4 : interrupt request of the interrupt selected in bit4 of IRQ005SEL Register
bits : 4 - 3 (0 bit)
access : read-only
IRQBIT5 : interrupt request of the interrupt selected in bit5 of IRQ005SEL Register
bits : 5 - 4 (0 bit)
access : read-only
IRQBIT6 : interrupt request of the interrupt selected in bit6 of IRQ005SEL Register
bits : 6 - 5 (0 bit)
access : read-only
IRQBIT7 : interrupt request of the interrupt selected in bit7 of IRQ005SEL Register
bits : 7 - 6 (0 bit)
access : read-only
IRQ006 Batch Read Register
address_offset : 0x21C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQBIT0 : interrupt request of the interrupt selected in bit0 of IRQ006SEL Register
bits : 0 - -1 (0 bit)
access : read-only
IRQBIT1 : interrupt request of the interrupt selected in bit1 of IRQ006SEL Register
bits : 1 - 0 (0 bit)
access : read-only
IRQBIT2 : interrupt request of the interrupt selected in bit2 of IRQ006SEL Register
bits : 2 - 1 (0 bit)
access : read-only
IRQBIT3 : interrupt request of the interrupt selected in bit3 of IRQ006SEL Register
bits : 3 - 2 (0 bit)
access : read-only
IRQBIT4 : interrupt request of the interrupt selected in bit4 of IRQ006SEL Register
bits : 4 - 3 (0 bit)
access : read-only
IRQBIT5 : interrupt request of the interrupt selected in bit5 of IRQ006SEL Register
bits : 5 - 4 (0 bit)
access : read-only
IRQBIT6 : interrupt request of the interrupt selected in bit6 of IRQ006SEL Register
bits : 6 - 5 (0 bit)
access : read-only
IRQBIT7 : interrupt request of the interrupt selected in bit7 of IRQ006SEL Register
bits : 7 - 6 (0 bit)
access : read-only
IRQ007 Batch Read Register
address_offset : 0x220 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQBIT0 : interrupt request of the interrupt selected in bit0 of IRQ007SEL Register
bits : 0 - -1 (0 bit)
access : read-only
IRQBIT1 : interrupt request of the interrupt selected in bit1 of IRQ007SEL Register
bits : 1 - 0 (0 bit)
access : read-only
IRQBIT2 : interrupt request of the interrupt selected in bit2 of IRQ007SEL Register
bits : 2 - 1 (0 bit)
access : read-only
IRQBIT3 : interrupt request of the interrupt selected in bit3 of IRQ007SEL Register
bits : 3 - 2 (0 bit)
access : read-only
IRQBIT4 : interrupt request of the interrupt selected in bit4 of IRQ007SEL Register
bits : 4 - 3 (0 bit)
access : read-only
IRQBIT5 : interrupt request of the interrupt selected in bit5 of IRQ007SEL Register
bits : 5 - 4 (0 bit)
access : read-only
IRQBIT6 : interrupt request of the interrupt selected in bit6 of IRQ007SEL Register
bits : 6 - 5 (0 bit)
access : read-only
IRQBIT7 : interrupt request of the interrupt selected in bit7 of IRQ007SEL Register
bits : 7 - 6 (0 bit)
access : read-only
IRQ008 Batch Read Register
address_offset : 0x224 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQBIT0 : interrupt request of the interrupt selected in bit0 of IRQ008SEL Register
bits : 0 - -1 (0 bit)
access : read-only
IRQBIT1 : interrupt request of the interrupt selected in bit1 of IRQ008SEL Register
bits : 1 - 0 (0 bit)
access : read-only
IRQBIT2 : interrupt request of the interrupt selected in bit2 of IRQ008SEL Register
bits : 2 - 1 (0 bit)
access : read-only
IRQBIT3 : interrupt request of the interrupt selected in bit3 of IRQ008SEL Register
bits : 3 - 2 (0 bit)
access : read-only
IRQBIT4 : interrupt request of the interrupt selected in bit4 of IRQ008SEL Register
bits : 4 - 3 (0 bit)
access : read-only
IRQBIT5 : interrupt request of the interrupt selected in bit5 of IRQ008SEL Register
bits : 5 - 4 (0 bit)
access : read-only
IRQBIT6 : interrupt request of the interrupt selected in bit6 of IRQ008SEL Register
bits : 6 - 5 (0 bit)
access : read-only
IRQBIT7 : interrupt request of the interrupt selected in bit7 of IRQ008SEL Register
bits : 7 - 6 (0 bit)
access : read-only
IRQ009 Batch Read Register
address_offset : 0x228 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQBIT0 : interrupt request of the interrupt selected in bit0 of IRQ009SEL Register
bits : 0 - -1 (0 bit)
access : read-only
IRQBIT1 : interrupt request of the interrupt selected in bit1 of IRQ009SEL Register
bits : 1 - 0 (0 bit)
access : read-only
IRQBIT2 : interrupt request of the interrupt selected in bit2 of IRQ009SEL Register
bits : 2 - 1 (0 bit)
access : read-only
IRQBIT3 : interrupt request of the interrupt selected in bit3 of IRQ009SEL Register
bits : 3 - 2 (0 bit)
access : read-only
IRQBIT4 : interrupt request of the interrupt selected in bit4 of IRQ009SEL Register
bits : 4 - 3 (0 bit)
access : read-only
IRQBIT5 : interrupt request of the interrupt selected in bit5 of IRQ009SEL Register
bits : 5 - 4 (0 bit)
access : read-only
IRQBIT6 : interrupt request of the interrupt selected in bit6 of IRQ009SEL Register
bits : 6 - 5 (0 bit)
access : read-only
IRQBIT7 : interrupt request of the interrupt selected in bit7 of IRQ009SEL Register
bits : 7 - 6 (0 bit)
access : read-only
IRQ010 Batch Read Register
address_offset : 0x22C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQBIT0 : interrupt request of the interrupt selected in bit0 of IRQ010SEL Register
bits : 0 - -1 (0 bit)
access : read-only
IRQBIT1 : interrupt request of the interrupt selected in bit1 of IRQ010SEL Register
bits : 1 - 0 (0 bit)
access : read-only
IRQBIT2 : interrupt request of the interrupt selected in bit2 of IRQ010SEL Register
bits : 2 - 1 (0 bit)
access : read-only
IRQBIT3 : interrupt request of the interrupt selected in bit3 of IRQ010SEL Register
bits : 3 - 2 (0 bit)
access : read-only
IRQBIT4 : interrupt request of the interrupt selected in bit4 of IRQ010SEL Register
bits : 4 - 3 (0 bit)
access : read-only
IRQBIT5 : interrupt request of the interrupt selected in bit5 of IRQ010SEL Register
bits : 5 - 4 (0 bit)
access : read-only
IRQBIT6 : interrupt request of the interrupt selected in bit6 of IRQ010SEL Register
bits : 6 - 5 (0 bit)
access : read-only
IRQBIT7 : interrupt request of the interrupt selected in bit7 of IRQ010SEL Register
bits : 7 - 6 (0 bit)
access : read-only
IRQ011 Batch Read Register
address_offset : 0x230 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT : Interrupt request of the external pin interrupt ch.0
bits : 0 - -1 (0 bit)
access : read-only
IRQ012 Batch Read Register
address_offset : 0x234 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT : Interrupt request of the external pin interrupt ch.1
bits : 0 - -1 (0 bit)
access : read-only
IRQ013 Batch Read Register
address_offset : 0x238 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT : Interrupt request of the external pin interrupt ch.2
bits : 0 - -1 (0 bit)
access : read-only
IRQ014 Batch Read Register
address_offset : 0x23C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT : Interrupt request of the external pin interrupt ch.3
bits : 0 - -1 (0 bit)
access : read-only
IRQ015 Batch Read Register
address_offset : 0x240 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT : Interrupt request of the external pin interrupt ch.4
bits : 0 - -1 (0 bit)
access : read-only
IRQ016 Batch Read Register
address_offset : 0x244 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT : Interrupt request of the external pin interrupt ch.5
bits : 0 - -1 (0 bit)
access : read-only
IRQ017 Batch Read Register
address_offset : 0x248 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT : Interrupt request of the external pin interrupt ch.6
bits : 0 - -1 (0 bit)
access : read-only
IRQ018 Batch Read Register
address_offset : 0x24C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT : Interrupt request of the external pin interrupt ch.7
bits : 0 - -1 (0 bit)
access : read-only
IRQ019 Batch Read Register
address_offset : 0x250 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
QUDINT0 : PC match interrupt request of QPRC ch.0
bits : 0 - -1 (0 bit)
access : read-only
QUDINT1 : PC and RC match interrupt request of QPRC ch.0
bits : 1 - 0 (0 bit)
access : read-only
QUDINT2 : Overflow / underflow / zero index interrupt request of QPRC ch.0
bits : 2 - 1 (0 bit)
access : read-only
QUDINT3 : Count inversion interrupt request of QPRC ch.0
bits : 3 - 2 (0 bit)
access : read-only
QUDINT4 : Out-of-range interrupt request of QPRC ch.0QPRC ch.0
bits : 4 - 3 (0 bit)
access : read-only
QUDINT5 : PC match and RC match interrupt request of QPRC ch.0
bits : 5 - 4 (0 bit)
access : read-only
IRQ020 Batch Read Register
address_offset : 0x254 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ021 Batch Read Register
address_offset : 0x258 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
WAVEINT0 : Interrupt request of the DTIF (motor emergency stop) of the MFT unit 0
bits : 0 - -1 (0 bit)
access : read-only
WAVEINT1 : Interrupt request of WFG timer 10 of the MFT unit 0
bits : 1 - 0 (0 bit)
access : read-only
WAVEINT2 : Interrupt request of WFG timer 32 of the MFT unit 0
bits : 2 - 1 (0 bit)
access : read-only
WAVEINT3 : Interrupt request of WFG timer 54 of the MFT unit 0
bits : 3 - 2 (0 bit)
access : read-only
IRQ022 Batch Read Register
address_offset : 0x25C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
WAVEINT0 : Interrupt request of the DTIF (motor emergency stop) of the MFT unit 1
bits : 0 - -1 (0 bit)
access : read-only
WAVEINT1 : Interrupt request of WFG timer 10 of the MFT unit 1
bits : 1 - 0 (0 bit)
access : read-only
WAVEINT2 : Interrupt request of WFG timer 32 of the MFT unit 1
bits : 2 - 1 (0 bit)
access : read-only
WAVEINT3 : Interrupt request of WFG timer 54 of the MFT unit 1
bits : 3 - 2 (0 bit)
access : read-only
IRQ023 Batch Read Register
address_offset : 0x260 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
WAVEINT0 : Interrupt request of the DTIF (motor emergency stop) of the MFT unit 2
bits : 0 - -1 (0 bit)
access : read-only
WAVEINT1 : Interrupt request of WFG timer 10 of the MFT unit 2
bits : 1 - 0 (0 bit)
access : read-only
WAVEINT2 : Interrupt request of WFG timer 32 of the MFT unit 2
bits : 2 - 1 (0 bit)
access : read-only
WAVEINT3 : Interrupt request of WFG timer 54 of the MFT unit 2
bits : 3 - 2 (0 bit)
access : read-only
IRQ024 Batch Read Register
address_offset : 0x264 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
FRT_PEAK_INT0 : FRT ch.0 peak value detection interrupt request of the MFT unit 0
bits : 0 - -1 (0 bit)
access : read-only
FRT_PEAK_INT1 : FRT ch.1 peak value detection interrupt request of the MFT unit 0
bits : 1 - 0 (0 bit)
access : read-only
FRT_PEAK_INT2 : FRT ch.2 peak value detection interrupt request of the MFT unit 0
bits : 2 - 1 (0 bit)
access : read-only
IRQ025 Batch Read Register
address_offset : 0x268 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
FRT_ZERO_INT0 : FRT ch.0 zero detection interrupt request of the MFT unit 0
bits : 0 - -1 (0 bit)
access : read-only
FRT_ZERO_INT1 : FRT ch.1 zero detection interrupt request of the MFT unit 0
bits : 1 - 0 (0 bit)
access : read-only
FRT_ZERO_INT2 : FRT ch.2 zero detection interrupt request of the MFT unit 0
bits : 2 - 1 (0 bit)
access : read-only
IRQ026 Batch Read Register
address_offset : 0x26C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ICUINT0 : ICU ch.0 input edge detection interrupt request of the MFT unit 0
bits : 0 - -1 (0 bit)
access : read-only
ICUINT1 : ICU ch.1 input edge detection interrupt request of the MFT unit 0
bits : 1 - 0 (0 bit)
access : read-only
ICUINT2 : ICU ch.2 input edge detection interrupt request of the MFT unit 0
bits : 2 - 1 (0 bit)
access : read-only
ICUINT3 : ICU ch.3 input edge detection interrupt request of the MFT unit 0
bits : 3 - 2 (0 bit)
access : read-only
IRQ027 Batch Read Register
address_offset : 0x270 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
OCUINT0 : OCU ch.0 match detection interrupt request of the MFT unit 0
bits : 0 - -1 (0 bit)
access : read-only
OCUINT1 : OCU ch.1 match detection interrupt request of the MFT unit 0
bits : 1 - 0 (0 bit)
access : read-only
OCUINT2 : OCU ch.2 match detection interrupt request of the MFT unit 0
bits : 2 - 1 (0 bit)
access : read-only
OCUINT3 : OCU ch.3 match detection interrupt request of the MFT unit 0
bits : 3 - 2 (0 bit)
access : read-only
OCUINT4 : OCU ch.4 match detection interrupt request of the MFT unit 0
bits : 4 - 3 (0 bit)
access : read-only
OCUINT5 : OCU ch.5 match detection interrupt request of the MFT unit 0
bits : 5 - 4 (0 bit)
access : read-only
IRQ028 Batch Read Register
address_offset : 0x274 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
FRT_PEAK_INT0 : FRT ch.0 peak value detection interrupt request of the MFT unit 1
bits : 0 - -1 (0 bit)
access : read-only
FRT_PEAK_INT1 : FRT ch.1 peak value detection interrupt request of the MFT unit 1
bits : 1 - 0 (0 bit)
access : read-only
FRT_PEAK_INT2 : FRT ch.2 peak value detection interrupt request of the MFT unit 1
bits : 2 - 1 (0 bit)
access : read-only
IRQ029 Batch Read Register
address_offset : 0x278 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
FRT_ZERO_INT0 : FRT ch.0 zero detection interrupt request of the MFT unit 1
bits : 0 - -1 (0 bit)
access : read-only
FRT_ZERO_INT1 : FRT ch.1 zero detection interrupt request of the MFT unit 1
bits : 1 - 0 (0 bit)
access : read-only
FRT_ZERO_INT2 : FRT ch.2 zero detection interrupt request of the MFT unit 1
bits : 2 - 1 (0 bit)
access : read-only
IRQ030 Batch Read Register
address_offset : 0x27C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ICUINT0 : ICU ch.0 input edge detection interrupt request of the MFT unit 1
bits : 0 - -1 (0 bit)
access : read-only
ICUINT1 : ICU ch.1 input edge detection interrupt request of the MFT unit 1
bits : 1 - 0 (0 bit)
access : read-only
ICUINT2 : ICU ch.2 input edge detection interrupt request of the MFT unit 1
bits : 2 - 1 (0 bit)
access : read-only
ICUINT3 : ICU ch.3 input edge detection interrupt request of the MFT unit 1
bits : 3 - 2 (0 bit)
access : read-only
IRQ031 Batch Read Register
address_offset : 0x280 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
OCUINT0 : OCU ch.0 match detection interrupt request of the MFT unit 1
bits : 0 - -1 (0 bit)
access : read-only
OCUINT1 : OCU ch.1 match detection interrupt request of the MFT unit 1
bits : 1 - 0 (0 bit)
access : read-only
OCUINT2 : OCU ch.2 match detection interrupt request of the MFT unit 1
bits : 2 - 1 (0 bit)
access : read-only
OCUINT3 : OCU ch.3 match detection interrupt request of the MFT unit 1
bits : 3 - 2 (0 bit)
access : read-only
OCUINT4 : OCU ch.4 match detection interrupt request of the MFT unit 1
bits : 4 - 3 (0 bit)
access : read-only
OCUINT5 : OCU ch.5 match detection interrupt request of the MFT unit 1
bits : 5 - 4 (0 bit)
access : read-only
IRQ032 Batch Read Register
address_offset : 0x284 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
FRT_PEAK_INT0 : FRT ch.0 peak value detection interrupt request of the MFT unit 2
bits : 0 - -1 (0 bit)
access : read-only
FRT_PEAK_INT1 : FRT ch.1 peak value detection interrupt request of the MFT unit 2
bits : 1 - 0 (0 bit)
access : read-only
FRT_PEAK_INT2 : FRT ch.2 peak value detection interrupt request of the MFT unit 2
bits : 2 - 1 (0 bit)
access : read-only
IRQ033 Batch Read Register
address_offset : 0x288 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
FRT_ZERO_INT0 : FRT ch.0 zero detection interrupt request of the MFT unit 2
bits : 0 - -1 (0 bit)
access : read-only
FRT_ZERO_INT1 : FRT ch.1 zero detection interrupt request of the MFT unit 2
bits : 1 - 0 (0 bit)
access : read-only
FRT_ZERO_INT2 : FRT ch.2 zero detection interrupt request of the MFT unit 2
bits : 2 - 1 (0 bit)
access : read-only
IRQ034 Batch Read Register
address_offset : 0x28C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ICUINT0 : ICU ch.0 input edge detection interrupt request of the MFT unit 2
bits : 0 - -1 (0 bit)
access : read-only
ICUINT1 : ICU ch.1 input edge detection interrupt request of the MFT unit 2
bits : 1 - 0 (0 bit)
access : read-only
ICUINT2 : ICU ch.2 input edge detection interrupt request of the MFT unit 2
bits : 2 - 1 (0 bit)
access : read-only
ICUINT3 : ICU ch.3 input edge detection interrupt request of the MFT unit 2
bits : 3 - 2 (0 bit)
access : read-only
IRQ035 Batch Read Register
address_offset : 0x290 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
OCUINT0 : OCU ch.0 match detection interrupt request of the MFT unit 2
bits : 0 - -1 (0 bit)
access : read-only
OCUINT1 : OCU ch.1 match detection interrupt request of the MFT unit 2
bits : 1 - 0 (0 bit)
access : read-only
OCUINT2 : OCU ch.2 match detection interrupt request of the MFT unit 2
bits : 2 - 1 (0 bit)
access : read-only
OCUINT3 : OCU ch.3 match detection interrupt request of the MFT unit 2
bits : 3 - 2 (0 bit)
access : read-only
OCUINT4 : OCU ch.4 match detection interrupt request of the MFT unit 2
bits : 4 - 3 (0 bit)
access : read-only
OCUINT5 : OCU ch.5 match detection interrupt request of the MFT unit 2
bits : 5 - 4 (0 bit)
access : read-only
IRQ036 Batch Read Register
address_offset : 0x294 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
PPGINT0 : Interrupt request of the PPG ch.0
bits : 0 - -1 (0 bit)
access : read-only
PPGINT1 : Interrupt request of the PPG ch.2
bits : 1 - 0 (0 bit)
access : read-only
PPGINT2 : Interrupt request of the PPG ch.4
bits : 2 - 1 (0 bit)
access : read-only
IRQ037 Batch Read Register
address_offset : 0x298 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
PPGINT0 : Interrupt request of the PPG ch.8
bits : 0 - -1 (0 bit)
access : read-only
PPGINT1 : Interrupt request of the PPG ch.10
bits : 1 - 0 (0 bit)
access : read-only
PPGINT2 : Interrupt request of the PPG ch.12
bits : 2 - 1 (0 bit)
access : read-only
IRQ038 Batch Read Register
address_offset : 0x29C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
PPGINT0 : Interrupt request of the PPG ch.16
bits : 0 - -1 (0 bit)
access : read-only
PPGINT1 : Interrupt request of the PPG ch.18
bits : 1 - 0 (0 bit)
access : read-only
PPGINT2 : Interrupt request of the PPG ch.20
bits : 2 - 1 (0 bit)
access : read-only
IRQ039 Batch Read Register
address_offset : 0x2A0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BTINT0 : Interrupt request of source 0 (IRQ0) of the base timer ch.0
bits : 0 - -1 (0 bit)
access : read-only
BTINT1 : Interrupt request of source 1 (IRQ1) of the base timer ch.0
bits : 1 - 0 (0 bit)
access : read-only
IRQ040 Batch Read Register
address_offset : 0x2A4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BTINT0 : Interrupt request of source 0 (IRQ0) of the base timer ch.1
bits : 0 - -1 (0 bit)
access : read-only
BTINT1 : Interrupt request of source 1 (IRQ1) of the base timer ch.1
bits : 1 - 0 (0 bit)
access : read-only
IRQ041 Batch Read Register
address_offset : 0x2A8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BTINT0 : Interrupt request of source 0 (IRQ0) of the base timer ch.2
bits : 0 - -1 (0 bit)
access : read-only
BTINT1 : Interrupt request of source 1 (IRQ1) of the base timer ch.2
bits : 1 - 0 (0 bit)
access : read-only
IRQ042 Batch Read Register
address_offset : 0x2AC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BTINT0 : Interrupt request of source 0 (IRQ0) of the base timer ch.3
bits : 0 - -1 (0 bit)
access : read-only
BTINT1 : Interrupt request of source 1 (IRQ1) of the base timer ch.3
bits : 1 - 0 (0 bit)
access : read-only
IRQ043 Batch Read Register
address_offset : 0x2B0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BTINT0 : Interrupt request of source 0 (IRQ0) of the base timer ch.4
bits : 0 - -1 (0 bit)
access : read-only
BTINT1 : Interrupt request of source 1 (IRQ1) of the base timer ch.4
bits : 1 - 0 (0 bit)
access : read-only
IRQ044 Batch Read Register
address_offset : 0x2B4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BTINT0 : Interrupt request of source 0 (IRQ0) of the base timer ch.5
bits : 0 - -1 (0 bit)
access : read-only
BTINT1 : Interrupt request of source 1 (IRQ1) of the base timer ch.5
bits : 1 - 0 (0 bit)
access : read-only
IRQ045 Batch Read Register
address_offset : 0x2B8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BTINT0 : Interrupt request of source 0 (IRQ0) of the base timer ch.6
bits : 0 - -1 (0 bit)
access : read-only
BTINT1 : Interrupt request of source 1 (IRQ1) of the base timer ch.6
bits : 1 - 0 (0 bit)
access : read-only
IRQ046 Batch Read Register
address_offset : 0x2BC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BTINT0 : Interrupt request of source 0 (IRQ0) of the base timer ch.7
bits : 0 - -1 (0 bit)
access : read-only
BTINT1 : Interrupt request of source 1 (IRQ1) of the base timer ch.7
bits : 1 - 0 (0 bit)
access : read-only
IRQ047 Batch Read Register
address_offset : 0x2C0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TIMINT1 : Dual timer TIMINT1 interrupt request
bits : 0 - -1 (0 bit)
access : read-only
TIMINT2 : Dual timer TIMINT2 interrupt request
bits : 1 - 0 (0 bit)
access : read-only
IRQ048 Batch Read Register
address_offset : 0x2C4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
WCINT : Interrupt request of the watch counter
bits : 0 - -1 (0 bit)
access : read-only
IRQ049 Batch Read Register
address_offset : 0x2C8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ050 Batch Read Register
address_offset : 0x2CC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RTCINT : Interrupt request of the RTC$
bits : 0 - -1 (0 bit)
access : read-only
IRQ051 Batch Read Register
address_offset : 0x2D0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT : Interrupt request of the external pin interrupt ch.8
bits : 0 - -1 (0 bit)
access : read-only
IRQ052 Batch Read Register
address_offset : 0x2D4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT : Interrupt request of the external pin interrupt ch.9
bits : 0 - -1 (0 bit)
access : read-only
IRQ053 Batch Read Register
address_offset : 0x2D8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT : Interrupt request of the external pin interrupt ch.10
bits : 0 - -1 (0 bit)
access : read-only
IRQ054 Batch Read Register
address_offset : 0x2DC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT : Interrupt request of the external pin interrupt ch.11
bits : 0 - -1 (0 bit)
access : read-only
IRQ055 Batch Read Register
address_offset : 0x2E0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT : Interrupt request of the external pin interrupt ch.12
bits : 0 - -1 (0 bit)
access : read-only
IRQ056 Batch Read Register
address_offset : 0x2E4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT : Interrupt request of the external pin interrupt ch.13
bits : 0 - -1 (0 bit)
access : read-only
IRQ057 Batch Read Register
address_offset : 0x2E8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT : Interrupt request of the external pin interrupt ch.14
bits : 0 - -1 (0 bit)
access : read-only
IRQ058 Batch Read Register
address_offset : 0x2EC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT : Interrupt request of the external pin interrupt ch.15
bits : 0 - -1 (0 bit)
access : read-only
IRQ059 Batch Read Register
address_offset : 0x2F0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MOSCINT : Main clock oscillation stabilization wait completion interrupt
bits : 0 - -1 (0 bit)
access : read-only
SOSCINT : Sub clock oscillation stabilization wait completion interrupt
bits : 1 - 0 (0 bit)
access : read-only
MPLLINT : Main PLL oscillation stabilization wait completion interrupt
bits : 2 - 1 (0 bit)
access : read-only
UPLLINT : PLL of USB / Ethernet oscillation stabilization wait completion interrupt
bits : 3 - 2 (0 bit)
access : read-only
IRQ060 Batch Read Register
address_offset : 0x2F4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MFSRINT : Reception interrupt request of the MFS ch.0
bits : 0 - -1 (0 bit)
access : read-only
IRQ061 Batch Read Register
address_offset : 0x2F8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MFSINT0 : Transmission interrupt request of the MFS ch.0
bits : 0 - -1 (0 bit)
access : read-only
MFSINT1 : Status interrupt request of the MFS ch.0
bits : 1 - 0 (0 bit)
access : read-only
IRQ062 Batch Read Register
address_offset : 0x2FC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MFSRINT : Reception interrupt request of the MFS ch.1
bits : 0 - -1 (0 bit)
access : read-only
IRQ063 Batch Read Register
address_offset : 0x300 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MFSINT0 : Transmission interrupt request of the MFS ch.1
bits : 0 - -1 (0 bit)
access : read-only
MFSINT1 : Status interrupt request of the MFS ch.1
bits : 1 - 0 (0 bit)
access : read-only
IRQ064 Batch Read Register
address_offset : 0x304 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MFSRINT : Reception interrupt request of the MFS ch.2
bits : 0 - -1 (0 bit)
access : read-only
IRQ065 Batch Read Register
address_offset : 0x308 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MFSINT0 : Transmission interrupt request of the MFS ch.2
bits : 0 - -1 (0 bit)
access : read-only
MFSINT1 : Status interrupt request of the MFS ch.2
bits : 1 - 0 (0 bit)
access : read-only
IRQ066 Batch Read Register
address_offset : 0x30C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MFSRINT : Reception interrupt request of the MFS ch.3
bits : 0 - -1 (0 bit)
access : read-only
IRQ067 Batch Read Register
address_offset : 0x310 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MFSINT0 : Transmission interrupt request of the MFS ch.3
bits : 0 - -1 (0 bit)
access : read-only
MFSINT1 : Status interrupt request of the MFS ch.3
bits : 1 - 0 (0 bit)
access : read-only
IRQ068 Batch Read Register
address_offset : 0x314 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MFSRINT : Reception interrupt request of the MFS ch.4
bits : 0 - -1 (0 bit)
access : read-only
IRQ069 Batch Read Register
address_offset : 0x318 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MFSINT0 : Transmission interrupt request of the MFS ch.4
bits : 0 - -1 (0 bit)
access : read-only
MFSINT1 : Status interrupt request of the MFS ch.4
bits : 1 - 0 (0 bit)
access : read-only
IRQ070 Batch Read Register
address_offset : 0x31C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ071 Batch Read Register
address_offset : 0x320 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ072 Batch Read Register
address_offset : 0x324 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MFSRINT : Reception interrupt request of the MFS ch.6
bits : 0 - -1 (0 bit)
access : read-only
IRQ073 Batch Read Register
address_offset : 0x328 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MFSINT0 : Transmission interrupt request of the MFS ch.6
bits : 0 - -1 (0 bit)
access : read-only
MFSINT1 : Status interrupt request of the MFS ch.6
bits : 1 - 0 (0 bit)
access : read-only
IRQ074 Batch Read Register
address_offset : 0x32C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ075 Batch Read Register
address_offset : 0x330 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ076 Batch Read Register
address_offset : 0x334 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADCINT0 : Priority conversion interrupt request of the A/D converter unit 0
bits : 0 - -1 (0 bit)
access : read-only
ADCINT1 : Scan conversion interrupt request of the A/D converter unit 0
bits : 1 - 0 (0 bit)
access : read-only
ADCINT2 : FIFO overrun interrupt request of the A/D converter unit 0
bits : 2 - 1 (0 bit)
access : read-only
ADCINT3 : Conversion result comparison interrupt request of the A/D converter unit 0
bits : 3 - 2 (0 bit)
access : read-only
ADCINT4 : Range comparison result interrupt request of the A/D converter unit 0
bits : 4 - 3 (0 bit)
access : read-only
IRQ077 Batch Read Register
address_offset : 0x338 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADCINT0 : Priority conversion interrupt request of the A/D converter unit 1
bits : 0 - -1 (0 bit)
access : read-only
ADCINT1 : Scan conversion interrupt request of the A/D converter unit 1
bits : 1 - 0 (0 bit)
access : read-only
ADCINT2 : FIFO overrun interrupt request of the A/D converter unit 1
bits : 2 - 1 (0 bit)
access : read-only
ADCINT3 : Conversion result comparison interrupt request of the A/D converter unit 1
bits : 3 - 2 (0 bit)
access : read-only
ADCINT4 : Range comparison result interrupt request of the A/D converter unit 1
bits : 4 - 3 (0 bit)
access : read-only
IRQ078 Batch Read Register
address_offset : 0x33C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
USB_DRQ_INT0 : Endpoint 1 DRQ interrupt request of the USB ch.0
bits : 0 - -1 (0 bit)
access : read-only
USB_DRQ_INT1 : Endpoint 2 DRQ interrupt request of the USB ch.0
bits : 1 - 0 (0 bit)
access : read-only
USB_DRQ_INT2 : Endpoint 3 DRQ interrupt request of the USB ch.0
bits : 2 - 1 (0 bit)
access : read-only
USB_DRQ_INT3 : Endpoint 4 DRQ interrupt request of the USB ch.0
bits : 3 - 2 (0 bit)
access : read-only
USB_DRQ_INT4 : Endpoint 5 DRQ interrupt request of the USB ch.0
bits : 4 - 3 (0 bit)
access : read-only
IRQ079 Batch Read Register
address_offset : 0x340 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
USB_INT0 : Endpoint 0 DRQI interrupt request of the USB ch.0
bits : 0 - -1 (0 bit)
access : read-only
USB_INT1 : Endpoint 0 DRQO interrupt request of the USB ch.0
bits : 1 - 0 (0 bit)
access : read-only
USB_INT2 : SUSP/SOF/BRST/CONF/WKUP interrupt request of the USB ch.0
bits : 2 - 1 (0 bit)
access : read-only
USB_INT3 : SPK interrupt request of the USB ch.0
bits : 3 - 2 (0 bit)
access : read-only
USB_INT4 : DIRQ/URPIRQ/RWKIRQ/CNNIRQ interrupt request of the USB ch.0
bits : 4 - 3 (0 bit)
access : read-only
USB_INT5 : SOFIRQ/CMPIRQ interrupt request of the USB ch.0
bits : 5 - 4 (0 bit)
access : read-only
IRQ080 Batch Read Register
address_offset : 0x344 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CANINT : Interrupt request of the CAN ch.0
bits : 0 - -1 (0 bit)
access : read-only
IRQ081 Batch Read Register
address_offset : 0x348 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CANINT : Interrupt request of the CAN ch.1
bits : 0 - -1 (0 bit)
access : read-only
IRQ082 Batch Read Register
address_offset : 0x34C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MACSBD : SBD interrupt request of the Ethernet MAC
bits : 0 - -1 (0 bit)
access : read-only
MACPMT : PMT interrupt request of the Ethernet MAC
bits : 1 - 0 (0 bit)
access : read-only
MACLPI : LPI interrupt request of the Ethernet MAC
bits : 2 - 1 (0 bit)
access : read-only
IRQ083 Batch Read Register
address_offset : 0x350 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DMACINT : Interrupt request of the DMAC ch.0
bits : 0 - -1 (0 bit)
access : read-only
IRQ084 Batch Read Register
address_offset : 0x354 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DMACINT : Interrupt request of the DMAC ch.1
bits : 0 - -1 (0 bit)
access : read-only
IRQ085 Batch Read Register
address_offset : 0x358 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DMACINT : Interrupt request of the DMAC ch.2
bits : 0 - -1 (0 bit)
access : read-only
IRQ086 Batch Read Register
address_offset : 0x35C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DMACINT : Interrupt request of the DMAC ch.3
bits : 0 - -1 (0 bit)
access : read-only
IRQ087 Batch Read Register
address_offset : 0x360 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DMACINT : Interrupt request of the DMAC ch.4
bits : 0 - -1 (0 bit)
access : read-only
IRQ088 Batch Read Register
address_offset : 0x364 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DMACINT : Interrupt request of the DMAC ch.5
bits : 0 - -1 (0 bit)
access : read-only
IRQ089 Batch Read Register
address_offset : 0x368 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DMACINT : Interrupt request of the DMAC ch.6
bits : 0 - -1 (0 bit)
access : read-only
IRQ090 Batch Read Register
address_offset : 0x36C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DMACINT : Interrupt request of the DMAC ch.7
bits : 0 - -1 (0 bit)
access : read-only
IRQ091 Batch Read Register
address_offset : 0x370 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTCINT0 : DSTC SWINT interrupt request
bits : 0 - -1 (0 bit)
access : read-only
DSTCINT1 : DSTC ERINT interrupt request
bits : 1 - 0 (0 bit)
access : read-only
IRQ092 Batch Read Register
address_offset : 0x374 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT0 : Interrupt request of the external pin interrupt ch.16
bits : 0 - -1 (0 bit)
access : read-only
EXTINT1 : Interrupt request of the external pin interrupt ch.17
bits : 1 - 0 (0 bit)
access : read-only
EXTINT2 : Interrupt request of the external pin interrupt ch.18
bits : 2 - 1 (0 bit)
access : read-only
EXTINT3 : Interrupt request of the external pin interrupt ch.19
bits : 3 - 2 (0 bit)
access : read-only
IRQ093 Batch Read Register
address_offset : 0x378 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT0 : Interrupt request of the external pin interrupt ch.20
bits : 0 - -1 (0 bit)
access : read-only
EXTINT1 : Interrupt request of the external pin interrupt ch.21
bits : 1 - 0 (0 bit)
access : read-only
EXTINT2 : Interrupt request of the external pin interrupt ch.22
bits : 2 - 1 (0 bit)
access : read-only
EXTINT3 : Interrupt request of the external pin interrupt ch.23
bits : 3 - 2 (0 bit)
access : read-only
IRQ094 Batch Read Register
address_offset : 0x37C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT0 : Interrupt request of the external pin interrupt ch.24
bits : 0 - -1 (0 bit)
access : read-only
EXTINT1 : Interrupt request of the external pin interrupt ch.25
bits : 1 - 0 (0 bit)
access : read-only
EXTINT2 : Interrupt request of the external pin interrupt ch.26
bits : 2 - 1 (0 bit)
access : read-only
EXTINT3 : Interrupt request of the external pin interrupt ch.27
bits : 3 - 2 (0 bit)
access : read-only
IRQ095 Batch Read Register
address_offset : 0x380 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXTINT0 : Interrupt request of the external pin interrupt ch.28
bits : 0 - -1 (0 bit)
access : read-only
EXTINT1 : Interrupt request of the external pin interrupt ch.29
bits : 1 - 0 (0 bit)
access : read-only
EXTINT2 : Interrupt request of the external pin interrupt ch.30
bits : 2 - 1 (0 bit)
access : read-only
EXTINT3 : Interrupt request of the external pin interrupt ch.31
bits : 3 - 2 (0 bit)
access : read-only
IRQ096 Batch Read Register
address_offset : 0x384 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ097 Batch Read Register
address_offset : 0x388 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ098 Batch Read Register
address_offset : 0x38C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BTINT0 : Interrupt request of source 0 (IRQ0) of the base timer ch.8
bits : 0 - -1 (0 bit)
access : read-only
BTINT1 : Interrupt request of source 1 (IRQ1) of the base timer ch.8
bits : 1 - 0 (0 bit)
access : read-only
IRQ099 Batch Read Register
address_offset : 0x390 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BTINT0 : Interrupt request of source 0 (IRQ0) of the base timer ch.9
bits : 0 - -1 (0 bit)
access : read-only
BTINT1 : Interrupt request of source 1 (IRQ1) of the base timer ch.9
bits : 1 - 0 (0 bit)
access : read-only
IRQ100 Batch Read Register
address_offset : 0x394 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BTINT0 : Interrupt request of source 0 (IRQ0) of the base timer ch.10
bits : 0 - -1 (0 bit)
access : read-only
BTINT1 : Interrupt request of source 1 (IRQ1) of the base timer ch.10
bits : 1 - 0 (0 bit)
access : read-only
IRQ101 Batch Read Register
address_offset : 0x398 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BTINT0 : Interrupt request of source 0 (IRQ0) of the base timer ch.11
bits : 0 - -1 (0 bit)
access : read-only
BTINT1 : Interrupt request of source 1 (IRQ1) of the base timer ch.11
bits : 1 - 0 (0 bit)
access : read-only
IRQ102 Batch Read Register
address_offset : 0x39C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BTINT0 : Interrupt request of source 0 (IRQ0) of the base timer ch.12
bits : 0 - -1 (0 bit)
access : read-only
BTINT1 : Interrupt request of source 1 (IRQ1) of the base timer ch.12
bits : 1 - 0 (0 bit)
access : read-only
BTINT2 : Interrupt request of source 0 (IRQ0) of the base timer ch.13
bits : 2 - 1 (0 bit)
access : read-only
BTINT3 : Interrupt request of source 1 (IRQ1) of the base timer ch.13
bits : 3 - 2 (0 bit)
access : read-only
BTINT4 : Interrupt request of source 0 (IRQ0) of the base timer ch.14
bits : 4 - 3 (0 bit)
access : read-only
BTINT5 : Interrupt request of source 1 (IRQ1) of the base timer ch.14
bits : 5 - 4 (0 bit)
access : read-only
BTINT6 : Interrupt request of source 0 (IRQ0) of the base timer ch.15
bits : 6 - 5 (0 bit)
access : read-only
BTINT7 : Interrupt request of source 1 (IRQ1) of the base timer ch.15
bits : 7 - 6 (0 bit)
access : read-only
IRQ103 Batch Read Register
address_offset : 0x3A0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ104 Batch Read Register
address_offset : 0x3A4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ105 Batch Read Register
address_offset : 0x3A8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ106 Batch Read Register
address_offset : 0x3AC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ107 Batch Read Register
address_offset : 0x3B0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ108 Batch Read Register
address_offset : 0x3B4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ109 Batch Read Register
address_offset : 0x3B8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ110 Batch Read Register
address_offset : 0x3BC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ111 Batch Read Register
address_offset : 0x3C0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ112 Batch Read Register
address_offset : 0x3C4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ113 Batch Read Register
address_offset : 0x3C8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
USB_DRQ_INT0 : Endpoint 1 DRQ interrupt request of the USB ch.1
bits : 0 - -1 (0 bit)
access : read-only
USB_DRQ_INT1 : Endpoint 2 DRQ interrupt request of the USB ch.1
bits : 1 - 0 (0 bit)
access : read-only
USB_DRQ_INT2 : Endpoint 3 DRQ interrupt request of the USB ch.1
bits : 2 - 1 (0 bit)
access : read-only
USB_DRQ_INT3 : Endpoint 4 DRQ interrupt request of the USB ch.1
bits : 3 - 2 (0 bit)
access : read-only
USB_DRQ_INT4 : Endpoint 5 DRQ interrupt request of the USB ch.1
bits : 4 - 3 (0 bit)
access : read-only
IRQ114 Batch Read Register
address_offset : 0x3CC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
USB_INT0 : Endpoint 0 DRQI interrupt request of the USB ch.1
bits : 0 - -1 (0 bit)
access : read-only
USB_INT1 : Endpoint 0 DRQO interrupt request of the USB ch.1
bits : 1 - 0 (0 bit)
access : read-only
USB_INT2 : SUSP/SOF/BRST/CONF/WKUP interrupt request of the USB ch.1
bits : 2 - 1 (0 bit)
access : read-only
USB_INT3 : SPK interrupt request of the USB ch.1
bits : 3 - 2 (0 bit)
access : read-only
USB_INT4 : DIRQ/URPIRQ/RWKIRQ/CNNIRQ interrupt request of the USB ch.1
bits : 4 - 3 (0 bit)
access : read-only
USB_INT5 : SOFIRQ/CMPIRQ interrupt request of the USB ch.1
bits : 5 - 4 (0 bit)
access : read-only
IRQ115 Batch Read Register
address_offset : 0x3D0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ116 Batch Read Register
address_offset : 0x3D4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ117 Batch Read Register
address_offset : 0x3D8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ118 Batch Read Register
address_offset : 0x3DC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ119 Batch Read Register
address_offset : 0x3E0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
FLINT : Interrupt request of the Flash I/F
bits : 0 - -1 (0 bit)
access : read-only
IRQ120 Batch Read Register
address_offset : 0x3E4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ121 Batch Read Register
address_offset : 0x3E8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ122 Batch Read Register
address_offset : 0x3EC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ123 Batch Read Register
address_offset : 0x3F0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ124 Batch Read Register
address_offset : 0x3F4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ125 Batch Read Register
address_offset : 0x3F8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ126 Batch Read Register
address_offset : 0x3FC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ127 Batch Read Register
address_offset : 0x400 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.