\n

DAC0

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x4 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

Registers

DACR

DADR


DACR

D/A Control Register
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DACR DACR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DAE DRDY DAC10 DDAS

DAE : D/A converter operating enable bit
bits : 0 - -1 (0 bit)
access : read-write

DRDY : D/A converter operation enable state bit
bits : 1 - 0 (0 bit)
access : read-only

DAC10 : 10-bit mode
bits : 4 - 3 (0 bit)
access : read-write

DDAS : 10-bit mode data allocation selection bit
bits : 5 - 4 (0 bit)
access : read-write


DADR

D/A Data Register
address_offset : 0x4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DADR DADR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DA

DA : D/A Data Register
bits : 0 - 10 (11 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.