\n
address_offset : 0x100 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x4 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x20 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x88 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected
register CRTRMM
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TRMM : bitfield TRMM
bits : 0 - 8 (9 bit)
access : read-only
TTRMM : bitfield TTRMM
bits : 16 - 19 (4 bit)
access : read-only
register FICR
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RDYIE : bitfield RDYIE
bits : 0 - -1 (0 bit)
access : read-write
HANGIE : bitfield HANGIE
bits : 1 - 0 (0 bit)
access : read-write
register FISR
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RDYIF : bitfield RDYIF
bits : 0 - -1 (0 bit)
access : read-write
HANGIF : bitfield HANGIF
bits : 1 - 0 (0 bit)
access : read-write
register FICLR
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
RDYC : bitfield RDYC
bits : 0 - -1 (0 bit)
access : read-write
HANGC : bitfield HANGC
bits : 1 - 0 (0 bit)
access : read-write
register FRWTR
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RWT : bitfield RWT
bits : 0 - 0 (1 bit)
access : read-write
register FSTR
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RDY : bitfield RDY
bits : 0 - -1 (0 bit)
access : read-only
HNG : bitfield HNG
bits : 1 - 0 (0 bit)
access : read-only
CERS : bitfield CERS
bits : 2 - 1 (0 bit)
access : read-only
ESPS : bitfield ESPS
bits : 3 - 2 (0 bit)
access : read-only
SERS : bitfield SERS
bits : 4 - 3 (0 bit)
access : read-only
PGMS : bitfield PGMS
bits : 5 - 4 (0 bit)
access : read-only
register FSTR1
address_offset : 0x88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RDY : bitfield RDY
bits : 0 - -1 (0 bit)
access : read-only
HNG : bitfield HNG
bits : 1 - 0 (0 bit)
access : read-only
CERS : bitfield CERS
bits : 2 - 1 (0 bit)
access : read-only
ESPS : bitfield ESPS
bits : 3 - 2 (0 bit)
access : read-only
SERS : bitfield SERS
bits : 4 - 3 (0 bit)
access : read-only
PGMS : bitfield PGMS
bits : 5 - 4 (0 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.