\n
address_offset : 0x0 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x4 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x700 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x704 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x708 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x70C Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x710 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x800 Bytes (0x0)
size : 0x16 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x714 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
register REG_CTL
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ISUBSEL : bitfield ISUBSEL
bits : 1 - 1 (1 bit)
access : read-write
register RCK_CTL
address_offset : 0x4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTCCKE : bitfield RTCCKE
bits : 0 - -1 (0 bit)
access : read-write
CECCKE : bitfield CECCKE
bits : 1 - 0 (0 bit)
access : read-write
register PMD_CTL
address_offset : 0x700 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTCE : bitfield RTCE
bits : 0 - -1 (0 bit)
access : read-write
register WRFSR
address_offset : 0x704 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WINITX : bitfield WINITX
bits : 0 - -1 (0 bit)
access : read-write
WLVDH : bitfield WLVDH
bits : 1 - 0 (0 bit)
access : read-write
register WIFSR
address_offset : 0x708 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
WRTCI : bitfield WRTCI
bits : 0 - -1 (0 bit)
access : read-only
WLVDI : bitfield WLVDI
bits : 1 - 0 (0 bit)
access : read-only
WUI0 : bitfield WUI0
bits : 2 - 1 (0 bit)
access : read-only
WUI1 : bitfield WUI1
bits : 3 - 2 (0 bit)
access : read-only
WUI2 : bitfield WUI2
bits : 4 - 3 (0 bit)
access : read-only
WUI3 : bitfield WUI3
bits : 5 - 4 (0 bit)
access : read-only
WUI4 : bitfield WUI4
bits : 6 - 5 (0 bit)
access : read-only
WUI5 : bitfield WUI5
bits : 7 - 6 (0 bit)
access : read-only
WCEC0I : bitfield WCEC0I
bits : 8 - 7 (0 bit)
access : read-only
WCEC1I : bitfield WCEC1I
bits : 9 - 8 (0 bit)
access : read-only
register WIER
address_offset : 0x70C Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WRTCE : bitfield WRTCE
bits : 0 - -1 (0 bit)
access : read-write
WLVDE : bitfield WLVDE
bits : 1 - 0 (0 bit)
access : read-write
WUI1E : bitfield WUI1E
bits : 3 - 2 (0 bit)
access : read-write
WUI2E : bitfield WUI2E
bits : 4 - 3 (0 bit)
access : read-write
WUI3E : bitfield WUI3E
bits : 5 - 4 (0 bit)
access : read-write
WUI4E : bitfield WUI4E
bits : 6 - 5 (0 bit)
access : read-write
WUI5E : bitfield WUI5E
bits : 7 - 6 (0 bit)
access : read-write
WCEC0E : bitfield WCEC0E
bits : 8 - 7 (0 bit)
access : read-write
WCEC1E : bitfield WCEC1E
bits : 9 - 8 (0 bit)
access : read-write
register WILVR
address_offset : 0x710 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WUI1LV : bitfield WUI1LV
bits : 0 - -1 (0 bit)
access : read-write
WUI2LV : bitfield WUI2LV
bits : 1 - 0 (0 bit)
access : read-write
WUI3LV : bitfield WUI3LV
bits : 2 - 1 (0 bit)
access : read-write
WUI4LV : bitfield WUI4LV
bits : 3 - 2 (0 bit)
access : read-write
WUI5LV : bitfield WUI5LV
bits : 4 - 3 (0 bit)
access : read-write
register DSRAMR
address_offset : 0x714 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SRAMR : bitfield SRAMR
bits : 0 - 0 (1 bit)
access : read-write
register BUR01
address_offset : 0x800 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register BUR02
address_offset : 0x801 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register BUR03
address_offset : 0x802 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register BUR04
address_offset : 0x803 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register BUR05
address_offset : 0x804 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register BUR06
address_offset : 0x805 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register BUR07
address_offset : 0x806 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register BUR08
address_offset : 0x807 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register BUR09
address_offset : 0x808 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register BUR10
address_offset : 0x809 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register BUR11
address_offset : 0x80A Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register BUR12
address_offset : 0x80B Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register BUR13
address_offset : 0x80C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register BUR14
address_offset : 0x80D Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register BUR15
address_offset : 0x80E Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register BUR16
address_offset : 0x80F Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.