\n

SBSSR

Peripheral Memory Blocks

address_offset : 0xFC Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

Registers

BTSSSR


BTSSSR

Software-based Simultaneous Startup Register
address_offset : 0xFC Bytes (0x0)
size : 16 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

BTSSSR BTSSSR write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SSSR0 SSSR1 SSSR2 SSSR3

SSSR0 : Software-based simultaneous startup bit of Ch.0
bits : 0 - -1 (0 bit)
access : write-only

SSSR1 : Software-based simultaneous startup bit of Ch.1
bits : 1 - 0 (0 bit)
access : write-only

SSSR2 : Software-based simultaneous startup bit of Ch.2
bits : 2 - 1 (0 bit)
access : write-only

SSSR3 : Software-based simultaneous startup bit of Ch.3
bits : 3 - 2 (0 bit)
access : write-only



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.