\n
address_offset : 0xFC Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
Software-based Simultaneous Startup Register
address_offset : 0xFC Bytes (0x0)
size : 16 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
SSSR0 : Software-based simultaneous startup bit of Ch.0
bits : 0 - -1 (0 bit)
access : write-only
SSSR1 : Software-based simultaneous startup bit of Ch.1
bits : 1 - 0 (0 bit)
access : write-only
SSSR2 : Software-based simultaneous startup bit of Ch.2
bits : 2 - 1 (0 bit)
access : write-only
SSSR3 : Software-based simultaneous startup bit of Ch.3
bits : 3 - 2 (0 bit)
access : write-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.