\n

EXTI

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x10 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0xC Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x4 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x8 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x14 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x18 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

Registers

ENIR

ELVR1

NMIRR

NMICL

EIRR

EICL

ELVR


ENIR

External Interrupt Enable Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ENIR ENIR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN0 EN1 EN2 EN3 EN4 EN5 EN6 EN7 EN8 EN9 EN10 EN11 EN12 EN13 EN14 EN15 EN16 EN17 EN18 EN19 EN20 EN21 EN22 EN23 EN24 EN25 EN26 EN27 EN28 EN29 EN30 EN31

EN0 : External interrupt Ch.0 enable bit
bits : 0 - -1 (0 bit)
access : read-write

EN1 : External interrupt Ch.1 enable bit
bits : 1 - 0 (0 bit)
access : read-write

EN2 : External interrupt Ch.2 enable bit
bits : 2 - 1 (0 bit)
access : read-write

EN3 : External interrupt Ch.3 enable bit
bits : 3 - 2 (0 bit)
access : read-write

EN4 : External interrupt Ch.4 enable bit
bits : 4 - 3 (0 bit)
access : read-write

EN5 : External interrupt Ch.5 enable bit
bits : 5 - 4 (0 bit)
access : read-write

EN6 : External interrupt Ch.6 enable bit
bits : 6 - 5 (0 bit)
access : read-write

EN7 : External interrupt Ch.7 enable bit
bits : 7 - 6 (0 bit)
access : read-write

EN8 : External interrupt Ch.8 enable bit
bits : 8 - 7 (0 bit)
access : read-write

EN9 : External interrupt Ch.9 enable bit
bits : 9 - 8 (0 bit)
access : read-write

EN10 : External interrupt Ch.10 enable bit
bits : 10 - 9 (0 bit)
access : read-write

EN11 : External interrupt Ch.11 enable bit
bits : 11 - 10 (0 bit)
access : read-write

EN12 : External interrupt Ch.12 enable bit
bits : 12 - 11 (0 bit)
access : read-write

EN13 : External interrupt Ch.13 enable bit
bits : 13 - 12 (0 bit)
access : read-write

EN14 : External interrupt Ch.14 enable bit
bits : 14 - 13 (0 bit)
access : read-write

EN15 : External interrupt Ch.15 enable bit
bits : 15 - 14 (0 bit)
access : read-write

EN16 : External interrupt Ch.16 enable bit
bits : 16 - 15 (0 bit)
access : read-write

EN17 : External interrupt Ch.17 enable bit
bits : 17 - 16 (0 bit)
access : read-write

EN18 : External interrupt Ch.18 enable bit
bits : 18 - 17 (0 bit)
access : read-write

EN19 : External interrupt Ch.19 enable bit
bits : 19 - 18 (0 bit)
access : read-write

EN20 : External interrupt Ch.20 enable bit
bits : 20 - 19 (0 bit)
access : read-write

EN21 : External interrupt Ch.21 enable bit
bits : 21 - 20 (0 bit)
access : read-write

EN22 : External interrupt Ch.22 enable bit
bits : 22 - 21 (0 bit)
access : read-write

EN23 : External interrupt Ch.23 enable bit
bits : 23 - 22 (0 bit)
access : read-write

EN24 : External interrupt Ch.24 enable bit
bits : 24 - 23 (0 bit)
access : read-write

EN25 : External interrupt Ch.25 enable bit
bits : 25 - 24 (0 bit)
access : read-write

EN26 : External interrupt Ch.26 enable bit
bits : 26 - 25 (0 bit)
access : read-write

EN27 : External interrupt Ch.27 enable bit
bits : 27 - 26 (0 bit)
access : read-write

EN28 : External interrupt Ch.28 enable bit
bits : 28 - 27 (0 bit)
access : read-write

EN29 : External interrupt Ch.29 enable bit
bits : 29 - 28 (0 bit)
access : read-write

EN30 : External interrupt Ch.30 enable bit
bits : 30 - 29 (0 bit)
access : read-write

EN31 : External interrupt Ch.31 enable bit
bits : 31 - 30 (0 bit)
access : read-write


ELVR1

External Interrupt Factor Level Register 1
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ELVR1 ELVR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LA16 LB16 LA17 LB17 LA18 LB18 LA19 LB19 LA20 LB20 LA21 LB21 LA22 LB22 LA23 LB23 LA24 LB24 LA25 LB25 LA26 LB26 LA27 LB27 LA28 LB28 LA29 LB29 LA30 LB30 LA31 LB31

LA16 : Bit0 of ELVR1
bits : 0 - -1 (0 bit)
access : read-write

LB16 : Bit1 of ELVR1
bits : 1 - 0 (0 bit)
access : read-write

LA17 : Bit2 of ELVR1
bits : 2 - 1 (0 bit)
access : read-write

LB17 : Bit3 of ELVR1
bits : 3 - 2 (0 bit)
access : read-write

LA18 : Bit4 of ELVR1
bits : 4 - 3 (0 bit)
access : read-write

LB18 : Bit5 of ELVR1
bits : 5 - 4 (0 bit)
access : read-write

LA19 : Bit6 of ELVR1
bits : 6 - 5 (0 bit)
access : read-write

LB19 : Bit7 of ELVR1
bits : 7 - 6 (0 bit)
access : read-write

LA20 : Bit8 of ELVR1
bits : 8 - 7 (0 bit)
access : read-write

LB20 : Bit9 of ELVR1
bits : 9 - 8 (0 bit)
access : read-write

LA21 : Bit10 of ELVR1
bits : 10 - 9 (0 bit)
access : read-write

LB21 : Bit11 of ELVR1
bits : 11 - 10 (0 bit)
access : read-write

LA22 : Bit12 of ELVR1
bits : 12 - 11 (0 bit)
access : read-write

LB22 : Bit13 of ELVR1
bits : 13 - 12 (0 bit)
access : read-write

LA23 : Bit14 of ELVR1
bits : 14 - 13 (0 bit)
access : read-write

LB23 : Bit15 of ELVR1
bits : 15 - 14 (0 bit)
access : read-write

LA24 : Bit16 of ELVR1
bits : 16 - 15 (0 bit)
access : read-write

LB24 : Bit17 of ELVR1
bits : 17 - 16 (0 bit)
access : read-write

LA25 : Bit18 of ELVR1
bits : 18 - 17 (0 bit)
access : read-write

LB25 : Bit19 of ELVR1
bits : 19 - 18 (0 bit)
access : read-write

LA26 : Bit20 of ELVR1
bits : 20 - 19 (0 bit)
access : read-write

LB26 : Bit21 of ELVR1
bits : 21 - 20 (0 bit)
access : read-write

LA27 : Bit22 of ELVR1
bits : 22 - 21 (0 bit)
access : read-write

LB27 : Bit23 of ELVR1
bits : 23 - 22 (0 bit)
access : read-write

LA28 : Bit24 of ELVR1
bits : 24 - 23 (0 bit)
access : read-write

LB28 : Bit25 of ELVR1
bits : 25 - 24 (0 bit)
access : read-write

LA29 : Bit26 of ELVR1
bits : 26 - 25 (0 bit)
access : read-write

LB29 : Bit27 of ELVR1
bits : 27 - 26 (0 bit)
access : read-write

LA30 : Bit28 of ELVR1
bits : 28 - 27 (0 bit)
access : read-write

LB30 : Bit29 of ELVR1
bits : 29 - 28 (0 bit)
access : read-write

LA31 : Bit30 of ELVR1
bits : 30 - 29 (0 bit)
access : read-write

LB31 : Bit31 of ELVR1
bits : 31 - 30 (0 bit)
access : read-write


NMIRR

Non Maskable Interrupt Factor Register
address_offset : 0x14 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

NMIRR NMIRR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 NR

NR : NMI interrupt request detection bit
bits : 0 - -1 (0 bit)
access : read-only


NMICL

Non Maskable Interrupt Factor Clear Register
address_offset : 0x18 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

NMICL NMICL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 NCL

NCL : NMI interrupt factor clear bit
bits : 0 - -1 (0 bit)
access : read-write


EIRR

External Interrupt Factor Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

EIRR EIRR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ER0 ER1 ER2 ER3 ER4 ER5 ER6 ER7 ER8 ER9 ER10 ER11 ER12 ER13 ER14 ER15 ER16 ER17 ER18 ER19 ER20 ER21 ER22 ER23 ER24 ER25 ER26 ER27 ER28 ER29 ER30 ER31

ER0 : External interrupt Ch.0 request detection bit
bits : 0 - -1 (0 bit)
access : read-only

ER1 : External interrupt Ch.1 request detection bit
bits : 1 - 0 (0 bit)
access : read-only

ER2 : External interrupt Ch.2 request detection bit
bits : 2 - 1 (0 bit)
access : read-only

ER3 : External interrupt Ch.3 request detection bit
bits : 3 - 2 (0 bit)
access : read-only

ER4 : External interrupt Ch.4 request detection bit
bits : 4 - 3 (0 bit)
access : read-only

ER5 : External interrupt Ch.5 request detection bit
bits : 5 - 4 (0 bit)
access : read-only

ER6 : External interrupt Ch.6 request detection bit
bits : 6 - 5 (0 bit)
access : read-only

ER7 : External interrupt Ch.7 request detection bit
bits : 7 - 6 (0 bit)
access : read-only

ER8 : External interrupt Ch.8 request detection bit
bits : 8 - 7 (0 bit)
access : read-only

ER9 : External interrupt Ch.9 request detection bit
bits : 9 - 8 (0 bit)
access : read-only

ER10 : External interrupt Ch.10 request detection bit
bits : 10 - 9 (0 bit)
access : read-only

ER11 : External interrupt Ch.11 request detection bit
bits : 11 - 10 (0 bit)
access : read-only

ER12 : External interrupt Ch.12 request detection bit
bits : 12 - 11 (0 bit)
access : read-only

ER13 : External interrupt Ch.13 request detection bit
bits : 13 - 12 (0 bit)
access : read-only

ER14 : External interrupt Ch.14 request detection bit
bits : 14 - 13 (0 bit)
access : read-only

ER15 : External interrupt Ch.15 request detection bit
bits : 15 - 14 (0 bit)
access : read-only

ER16 : External interrupt Ch.16 request detection bit
bits : 16 - 15 (0 bit)
access : read-only

ER17 : External interrupt Ch.17 request detection bit
bits : 17 - 16 (0 bit)
access : read-only

ER18 : External interrupt Ch.18 request detection bit
bits : 18 - 17 (0 bit)
access : read-only

ER19 : External interrupt Ch.19 request detection bit
bits : 19 - 18 (0 bit)
access : read-only

ER20 : External interrupt Ch.20 request detection bit
bits : 20 - 19 (0 bit)
access : read-only

ER21 : External interrupt Ch.21 request detection bit
bits : 21 - 20 (0 bit)
access : read-only

ER22 : External interrupt Ch.22 request detection bit
bits : 22 - 21 (0 bit)
access : read-only

ER23 : External interrupt Ch.23 request detection bit
bits : 23 - 22 (0 bit)
access : read-only

ER24 : External interrupt Ch.24 request detection bit
bits : 24 - 23 (0 bit)
access : read-only

ER25 : External interrupt Ch.25 request detection bit
bits : 25 - 24 (0 bit)
access : read-only

ER26 : External interrupt Ch.26 request detection bit
bits : 26 - 25 (0 bit)
access : read-only

ER27 : External interrupt Ch.27 request detection bit
bits : 27 - 26 (0 bit)
access : read-only

ER28 : External interrupt Ch.28 request detection bit
bits : 28 - 27 (0 bit)
access : read-only

ER29 : External interrupt Ch.29 request detection bit
bits : 29 - 28 (0 bit)
access : read-only

ER30 : External interrupt Ch.30 request detection bit
bits : 30 - 29 (0 bit)
access : read-only

ER31 : External interrupt Ch.31 request detection bit
bits : 31 - 30 (0 bit)
access : read-only


EICL

External Interrupt Factor Clear Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EICL EICL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ECL0 ECL1 ECL2 ECL3 ECL4 ECL5 ECL6 ECL7 ECL8 ECL9 ECL10 ECL11 ECL12 ECL13 ECL14 ECL15 ECL16 ECL17 ECL18 ECL19 ECL20 ECL21 ECL22 ECL23 ECL24 ECL25 ECL26 ECL27 ECL28 ECL29 ECL30 ECL31

ECL0 : External interrupt Ch.0 factor clear bit
bits : 0 - -1 (0 bit)
access : read-write

ECL1 : External interrupt Ch.1 factor clear bit
bits : 1 - 0 (0 bit)
access : read-write

ECL2 : External interrupt Ch.2 factor clear bit
bits : 2 - 1 (0 bit)
access : read-write

ECL3 : External interrupt Ch.3 factor clear bit
bits : 3 - 2 (0 bit)
access : read-write

ECL4 : External interrupt Ch.4 factor clear bit
bits : 4 - 3 (0 bit)
access : read-write

ECL5 : External interrupt Ch.5 factor clear bit
bits : 5 - 4 (0 bit)
access : read-write

ECL6 : External interrupt Ch.6 factor clear bit
bits : 6 - 5 (0 bit)
access : read-write

ECL7 : External interrupt Ch.7 factor clear bit
bits : 7 - 6 (0 bit)
access : read-write

ECL8 : External interrupt Ch.8 factor clear bit
bits : 8 - 7 (0 bit)
access : read-write

ECL9 : External interrupt Ch.9 factor clear bit
bits : 9 - 8 (0 bit)
access : read-write

ECL10 : External interrupt Ch.10 factor clear bit
bits : 10 - 9 (0 bit)
access : read-write

ECL11 : External interrupt Ch.11 factor clear bit
bits : 11 - 10 (0 bit)
access : read-write

ECL12 : External interrupt Ch.12 factor clear bit
bits : 12 - 11 (0 bit)
access : read-write

ECL13 : External interrupt Ch.13 factor clear bit
bits : 13 - 12 (0 bit)
access : read-write

ECL14 : External interrupt Ch.14 factor clear bit
bits : 14 - 13 (0 bit)
access : read-write

ECL15 : External interrupt Ch.15 factor clear bit
bits : 15 - 14 (0 bit)
access : read-write

ECL16 : External interrupt Ch.16 factor clear bit
bits : 16 - 15 (0 bit)
access : read-write

ECL17 : External interrupt Ch.17 factor clear bit
bits : 17 - 16 (0 bit)
access : read-write

ECL18 : External interrupt Ch.18 factor clear bit
bits : 18 - 17 (0 bit)
access : read-write

ECL19 : External interrupt Ch.19 factor clear bit
bits : 19 - 18 (0 bit)
access : read-write

ECL20 : External interrupt Ch.20 factor clear bit
bits : 20 - 19 (0 bit)
access : read-write

ECL21 : External interrupt Ch.21 factor clear bit
bits : 21 - 20 (0 bit)
access : read-write

ECL22 : External interrupt Ch.22 factor clear bit
bits : 22 - 21 (0 bit)
access : read-write

ECL23 : External interrupt Ch.23 factor clear bit
bits : 23 - 22 (0 bit)
access : read-write

ECL24 : External interrupt Ch.24 factor clear bit
bits : 24 - 23 (0 bit)
access : read-write

ECL25 : External interrupt Ch.25 factor clear bit
bits : 25 - 24 (0 bit)
access : read-write

ECL26 : External interrupt Ch.26 factor clear bit
bits : 26 - 25 (0 bit)
access : read-write

ECL27 : External interrupt Ch.27 factor clear bit
bits : 27 - 26 (0 bit)
access : read-write

ECL28 : External interrupt Ch.28 factor clear bit
bits : 28 - 27 (0 bit)
access : read-write

ECL29 : External interrupt Ch.29 factor clear bit
bits : 29 - 28 (0 bit)
access : read-write

ECL30 : External interrupt Ch.30 factor clear bit
bits : 30 - 29 (0 bit)
access : read-write

ECL31 : External interrupt Ch.31 factor clear bit
bits : 31 - 30 (0 bit)
access : read-write


ELVR

External Interrupt Factor Level Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ELVR ELVR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LA0 LB0 LA1 LB1 LA2 LB2 LA3 LB3 LA4 LB4 LA5 LB5 LA6 LB6 LA7 LB7 LA8 LB8 LA9 LB9 LA10 LB10 LA11 LB11 LA12 LB12 LA13 LB13 LA14 LB14 LA15 LB15

LA0 : Bit0 of ELVR
bits : 0 - -1 (0 bit)
access : read-write

LB0 : Bit1 of ELVR
bits : 1 - 0 (0 bit)
access : read-write

LA1 : Bit2 of ELVR
bits : 2 - 1 (0 bit)
access : read-write

LB1 : Bit3 of ELVR
bits : 3 - 2 (0 bit)
access : read-write

LA2 : Bit4 of ELVR
bits : 4 - 3 (0 bit)
access : read-write

LB2 : Bit5 of ELVR
bits : 5 - 4 (0 bit)
access : read-write

LA3 : Bit6 of ELVR
bits : 6 - 5 (0 bit)
access : read-write

LB3 : Bit7 of ELVR
bits : 7 - 6 (0 bit)
access : read-write

LA4 : Bit8 of ELVR
bits : 8 - 7 (0 bit)
access : read-write

LB4 : Bit9 of ELVR
bits : 9 - 8 (0 bit)
access : read-write

LA5 : Bit10 of ELVR
bits : 10 - 9 (0 bit)
access : read-write

LB5 : Bit11 of ELVR
bits : 11 - 10 (0 bit)
access : read-write

LA6 : Bit12 of ELVR
bits : 12 - 11 (0 bit)
access : read-write

LB6 : Bit13 of ELVR
bits : 13 - 12 (0 bit)
access : read-write

LA7 : Bit14 of ELVR
bits : 14 - 13 (0 bit)
access : read-write

LB7 : Bit15 of ELVR
bits : 15 - 14 (0 bit)
access : read-write

LA8 : Bit16 of ELVR
bits : 16 - 15 (0 bit)
access : read-write

LB8 : Bit17 of ELVR
bits : 17 - 16 (0 bit)
access : read-write

LA9 : Bit18 of ELVR
bits : 18 - 17 (0 bit)
access : read-write

LB9 : Bit19 of ELVR
bits : 19 - 18 (0 bit)
access : read-write

LA10 : Bit20 of ELVR
bits : 20 - 19 (0 bit)
access : read-write

LB10 : Bit21 of ELVR
bits : 21 - 20 (0 bit)
access : read-write

LA11 : Bit22 of ELVR
bits : 22 - 21 (0 bit)
access : read-write

LB11 : Bit23 of ELVR
bits : 23 - 22 (0 bit)
access : read-write

LA12 : Bit24 of ELVR
bits : 24 - 23 (0 bit)
access : read-write

LB12 : Bit25 of ELVR
bits : 25 - 24 (0 bit)
access : read-write

LA13 : Bit26 of ELVR
bits : 26 - 25 (0 bit)
access : read-write

LB13 : Bit27 of ELVR
bits : 27 - 26 (0 bit)
access : read-write

LA14 : Bit28 of ELVR
bits : 28 - 27 (0 bit)
access : read-write

LB14 : Bit29 of ELVR
bits : 29 - 28 (0 bit)
access : read-write

LA15 : Bit30 of ELVR
bits : 30 - 29 (0 bit)
access : read-write

LB15 : Bit31 of ELVR
bits : 31 - 30 (0 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.