\n

CRC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0xC Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x4 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x8 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

Registers

CRCCR

CRCINIT

CRCIN

CRCR


CRCCR

CRC Control Register
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CRCCR CRCCR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 INIT CRC32 LTLEND LSBFST CRCLTE CRCLSF FXOR

INIT : Initialization bit
bits : 0 - -1 (0 bit)
access : read-write

CRC32 : CRC mode selection bit
bits : 1 - 0 (0 bit)
access : read-write

LTLEND : Byte-order setting bit
bits : 2 - 1 (0 bit)
access : read-write

LSBFST : Bit-order setting bit
bits : 3 - 2 (0 bit)
access : read-write

CRCLTE : CRC result byte-order setting bit
bits : 4 - 3 (0 bit)
access : read-write

CRCLSF : CRC result bit-order setting bit
bits : 5 - 4 (0 bit)
access : read-write

FXOR : Final XOR control bit
bits : 6 - 5 (0 bit)
access : read-write


CRCINIT

Initial Data Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CRCINIT CRCINIT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D

D : Initial data bits
bits : 0 - 30 (31 bit)
access : read-write


CRCIN

Input Data Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CRCIN CRCIN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D

D : Input data bits
bits : 0 - 30 (31 bit)
access : read-write


CRCR

CRC Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CRCR CRCR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D

D : CRC bits
bits : 0 - 30 (31 bit)
access : read-only



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.