\n

FASTIO

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x100 byte (0x0)
mem_usage : registers
protection : not protected

Registers

FPDIR0

FPDIR4

FPDIR5

FPDIR6

FPDIR8

FPDIRE

FPDIR1

FPDOR0

FPDOR1

FPDOR2

FPDOR3

FPDOR4

FPDOR5

FPDOR6

FPDOR8

FPDORE

FPDIR2

M_FPDIR0

M_FPDIR1

FPDIR3

M_FPDOR0

M_FPDOR1


FPDIR0

Fast GPIO Input Data Register 0
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

FPDIR0 FPDIR0 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P00 P01 P02 P03 P04 P0F

P00 : Bit0 of FPDIR0
bits : 0 - -1 (0 bit)
access : read-only

P01 : Bit1 of FPDIR0
bits : 1 - 0 (0 bit)
access : read-only

P02 : Bit2 of FPDIR0
bits : 2 - 1 (0 bit)
access : read-only

P03 : Bit3 of FPDIR0
bits : 3 - 2 (0 bit)
access : read-only

P04 : Bit4 of FPDIR0
bits : 4 - 3 (0 bit)
access : read-only

P0F : Bit15 of FPDIR0
bits : 15 - 14 (0 bit)
access : read-only


FPDIR4

Fast GPIO Input Data Register 4
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

FPDIR4 FPDIR4 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P46 P47 P49 P4A

P46 : Bit6 of FPDIR4
bits : 6 - 5 (0 bit)
access : read-only

P47 : Bit7 of FPDIR4
bits : 7 - 6 (0 bit)
access : read-only

P49 : Bit9 of FPDIR4
bits : 9 - 8 (0 bit)
access : read-only

P4A : Bit10 of FPDIR4
bits : 10 - 9 (0 bit)
access : read-only


FPDIR5

Fast GPIO Input Data Register 5
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

FPDIR5 FPDIR5 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P50 P51 P52

P50 : Bit0 of FPDIR5
bits : 0 - -1 (0 bit)
access : read-only

P51 : Bit1 of FPDIR5
bits : 1 - 0 (0 bit)
access : read-only

P52 : Bit2 of FPDIR5
bits : 2 - 1 (0 bit)
access : read-only


FPDIR6

Fast GPIO Input Data Register 6
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

FPDIR6 FPDIR6 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P60 P61

P60 : Bit0 of FPDIR6
bits : 0 - -1 (0 bit)
access : read-only

P61 : Bit1 of FPDIR6
bits : 1 - 0 (0 bit)
access : read-only


FPDIR8

Fast GPIO Input Data Register 8
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

FPDIR8 FPDIR8 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P80 P81 P82

P80 : Bit0 of FPDIR8
bits : 0 - -1 (0 bit)
access : read-only

P81 : Bit1 of FPDIR8
bits : 1 - 0 (0 bit)
access : read-only

P82 : Bit2 of FPDIR8
bits : 2 - 1 (0 bit)
access : read-only


FPDIRE

Fast GPIO Input Data Register E
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

FPDIRE FPDIRE read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PE0 PE2 PE3

PE0 : Bit0 of FPDIRE
bits : 0 - -1 (0 bit)
access : read-only

PE2 : Bit2 of FPDIRE
bits : 2 - 1 (0 bit)
access : read-only

PE3 : Bit3 of FPDIRE
bits : 3 - 2 (0 bit)
access : read-only


FPDIR1

Fast GPIO Input Data Register 1
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

FPDIR1 FPDIR1 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P10 P11 P12 P13 P14 P15

P10 : Bit0 of FPDIR1
bits : 0 - -1 (0 bit)
access : read-only

P11 : Bit1 of FPDIR1
bits : 1 - 0 (0 bit)
access : read-only

P12 : Bit2 of FPDIR1
bits : 2 - 1 (0 bit)
access : read-only

P13 : Bit3 of FPDIR1
bits : 3 - 2 (0 bit)
access : read-only

P14 : Bit4 of FPDIR1
bits : 4 - 3 (0 bit)
access : read-only

P15 : Bit5 of FPDIR1
bits : 5 - 4 (0 bit)
access : read-only


FPDOR0

Fast GPIO Output Data Register 0
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FPDOR0 FPDOR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P00 P01 P02 P03 P04 P0F

P00 : Bit0 of FPDOR0
bits : 0 - -1 (0 bit)
access : read-write

P01 : Bit1 of FPDOR0
bits : 1 - 0 (0 bit)
access : read-write

P02 : Bit2 of FPDOR0
bits : 2 - 1 (0 bit)
access : read-write

P03 : Bit3 of FPDOR0
bits : 3 - 2 (0 bit)
access : read-write

P04 : Bit4 of FPDOR0
bits : 4 - 3 (0 bit)
access : read-write

P0F : Bit15 of FPDOR0
bits : 15 - 14 (0 bit)
access : read-write


FPDOR1

Fast GPIO Output Data Register 1
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FPDOR1 FPDOR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P10 P11 P12 P13 P14 P15

P10 : Bit0 of FPDOR1
bits : 0 - -1 (0 bit)
access : read-write

P11 : Bit1 of FPDOR1
bits : 1 - 0 (0 bit)
access : read-write

P12 : Bit2 of FPDOR1
bits : 2 - 1 (0 bit)
access : read-write

P13 : Bit3 of FPDOR1
bits : 3 - 2 (0 bit)
access : read-write

P14 : Bit4 of FPDOR1
bits : 4 - 3 (0 bit)
access : read-write

P15 : Bit5 of FPDOR1
bits : 5 - 4 (0 bit)
access : read-write


FPDOR2

Fast GPIO Output Data Register 2
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FPDOR2 FPDOR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P21 P22 P23

P21 : Bit1 of FPDOR2
bits : 1 - 0 (0 bit)
access : read-write

P22 : Bit2 of FPDOR2
bits : 2 - 1 (0 bit)
access : read-write

P23 : Bit3 of FPDOR2
bits : 3 - 2 (0 bit)
access : read-write


FPDOR3

Fast GPIO Output Data Register 3
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FPDOR3 FPDOR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P39 P3A P3B P3C P3D P3E P3F

P39 : Bit9 of FPDOR3
bits : 9 - 8 (0 bit)
access : read-write

P3A : Bit10 of FPDOR3
bits : 10 - 9 (0 bit)
access : read-write

P3B : Bit11 of FPDOR3
bits : 11 - 10 (0 bit)
access : read-write

P3C : Bit12 of FPDOR3
bits : 12 - 11 (0 bit)
access : read-write

P3D : Bit13 of FPDOR3
bits : 13 - 12 (0 bit)
access : read-write

P3E : Bit14 of FPDOR3
bits : 14 - 13 (0 bit)
access : read-write

P3F : Bit15 of FPDOR3
bits : 15 - 14 (0 bit)
access : read-write


FPDOR4

Fast GPIO Output Data Register 4
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FPDOR4 FPDOR4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P46 P47 P49 P4A

P46 : Bit6 of FPDOR4
bits : 6 - 5 (0 bit)
access : read-write

P47 : Bit7 of FPDOR4
bits : 7 - 6 (0 bit)
access : read-write

P49 : Bit9 of FPDOR4
bits : 9 - 8 (0 bit)
access : read-write

P4A : Bit10 of FPDOR4
bits : 10 - 9 (0 bit)
access : read-write


FPDOR5

Fast GPIO Output Data Register 5
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FPDOR5 FPDOR5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P50 P51 P52

P50 : Bit0 of FPDOR5
bits : 0 - -1 (0 bit)
access : read-write

P51 : Bit1 of FPDOR5
bits : 1 - 0 (0 bit)
access : read-write

P52 : Bit2 of FPDOR5
bits : 2 - 1 (0 bit)
access : read-write


FPDOR6

Fast GPIO Output Data Register 6
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FPDOR6 FPDOR6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P60 P61

P60 : Bit0 of FPDOR6
bits : 0 - -1 (0 bit)
access : read-write

P61 : Bit1 of FPDOR6
bits : 1 - 0 (0 bit)
access : read-write


FPDOR8

Fast GPIO Output Data Register 8
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FPDOR8 FPDOR8 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P80 P81 P82

P80 : Bit0 of FPDOR8
bits : 0 - -1 (0 bit)
access : read-write

P81 : Bit1 of FPDOR8
bits : 1 - 0 (0 bit)
access : read-write

P82 : Bit2 of FPDOR8
bits : 2 - 1 (0 bit)
access : read-write


FPDORE

Fast GPIO Output Data Register E
address_offset : 0x78 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FPDORE FPDORE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PE0 PE2 PE3

PE0 : Bit0 of FPDORE
bits : 0 - -1 (0 bit)
access : read-write

PE2 : Bit2 of FPDORE
bits : 2 - 1 (0 bit)
access : read-write

PE3 : Bit3 of FPDORE
bits : 3 - 2 (0 bit)
access : read-write


FPDIR2

Fast GPIO Input Data Register 2
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

FPDIR2 FPDIR2 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P21 P22 P23

P21 : Bit1 of FPDIR2
bits : 1 - 0 (0 bit)
access : read-only

P22 : Bit2 of FPDIR2
bits : 2 - 1 (0 bit)
access : read-only

P23 : Bit3 of FPDIR2
bits : 3 - 2 (0 bit)
access : read-only


M_FPDIR0

Mirror Fast GPIO Input Data Register 0
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

M_FPDIR0 M_FPDIR0 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P22 P23 P15 P14 P13 P12 P11 P10

P22 : Bit0 of M_FPDIR0
bits : 0 - -1 (0 bit)
access : read-only

P23 : Bit1 of M_FPDIR0
bits : 1 - 0 (0 bit)
access : read-only

P15 : Bit2 of M_FPDIR0
bits : 2 - 1 (0 bit)
access : read-only

P14 : Bit3 of M_FPDIR0
bits : 3 - 2 (0 bit)
access : read-only

P13 : Bit4 of M_FPDIR0
bits : 4 - 3 (0 bit)
access : read-only

P12 : Bit5 of M_FPDIR0
bits : 5 - 4 (0 bit)
access : read-only

P11 : Bit6 of M_FPDIR0
bits : 6 - 5 (0 bit)
access : read-only

P10 : Bit7 of M_FPDIR0
bits : 7 - 6 (0 bit)
access : read-only


M_FPDIR1

Mirror Fast GPIO Input Data Register 1
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

M_FPDIR1 M_FPDIR1 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P47 P46 P3F P3E P3D P3C P3B P3A

P47 : Bit0 of M_FPDIR1
bits : 0 - -1 (0 bit)
access : read-only

P46 : Bit1 of M_FPDIR1
bits : 1 - 0 (0 bit)
access : read-only

P3F : Bit2 of M_FPDIR1
bits : 2 - 1 (0 bit)
access : read-only

P3E : Bit3 of M_FPDIR1
bits : 3 - 2 (0 bit)
access : read-only

P3D : Bit4 of M_FPDIR1
bits : 4 - 3 (0 bit)
access : read-only

P3C : Bit5 of M_FPDIR1
bits : 5 - 4 (0 bit)
access : read-only

P3B : Bit6 of M_FPDIR1
bits : 6 - 5 (0 bit)
access : read-only

P3A : Bit7 of M_FPDIR1
bits : 7 - 6 (0 bit)
access : read-only


FPDIR3

Fast GPIO Input Data Register 3
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

FPDIR3 FPDIR3 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P39 P3A P3B P3C P3D P3E P3F

P39 : Bit9 of FPDIR3
bits : 9 - 8 (0 bit)
access : read-only

P3A : Bit10 of FPDIR3
bits : 10 - 9 (0 bit)
access : read-only

P3B : Bit11 of FPDIR3
bits : 11 - 10 (0 bit)
access : read-only

P3C : Bit12 of FPDIR3
bits : 12 - 11 (0 bit)
access : read-only

P3D : Bit13 of FPDIR3
bits : 13 - 12 (0 bit)
access : read-only

P3E : Bit14 of FPDIR3
bits : 14 - 13 (0 bit)
access : read-only

P3F : Bit15 of FPDIR3
bits : 15 - 14 (0 bit)
access : read-only


M_FPDOR0

32
address_offset : 0xC0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

M_FPDOR0 M_FPDOR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P22 P23 P15 P14 P13 P12 P11 P10

P22 : Bit0 of M_FPDOR0
bits : 0 - -1 (0 bit)
access : read-write

P23 : Bit1 of M_FPDOR0
bits : 1 - 0 (0 bit)
access : read-write

P15 : Bit2 of M_FPDOR0
bits : 2 - 1 (0 bit)
access : read-write

P14 : Bit3 of M_FPDOR0
bits : 3 - 2 (0 bit)
access : read-write

P13 : Bit4 of M_FPDOR0
bits : 4 - 3 (0 bit)
access : read-write

P12 : Bit5 of M_FPDOR0
bits : 5 - 4 (0 bit)
access : read-write

P11 : Bit6 of M_FPDOR0
bits : 6 - 5 (0 bit)
access : read-write

P10 : Bit7 of M_FPDOR0
bits : 7 - 6 (0 bit)
access : read-write


M_FPDOR1

Mirror of Fast GPIO Output Data Register 1
address_offset : 0xC4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

M_FPDOR1 M_FPDOR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P47 P46 P3F P3E P3D P3C P3B P3A

P47 : Bit0 of M_FPDOR1
bits : 0 - -1 (0 bit)
access : read-write

P46 : Bit1 of M_FPDOR1
bits : 1 - 0 (0 bit)
access : read-write

P3F : Bit2 of M_FPDOR1
bits : 2 - 1 (0 bit)
access : read-write

P3E : Bit3 of M_FPDOR1
bits : 3 - 2 (0 bit)
access : read-write

P3D : Bit4 of M_FPDOR1
bits : 4 - 3 (0 bit)
access : read-write

P3C : Bit5 of M_FPDOR1
bits : 5 - 4 (0 bit)
access : read-write

P3B : Bit6 of M_FPDOR1
bits : 6 - 5 (0 bit)
access : read-write

P3A : Bit7 of M_FPDOR1
bits : 7 - 6 (0 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.