\n
address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection : not protected
OPACR0
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OPA0EN : OPA0EN
bits : 0 - 0 (1 bit)
access : read-write
OPC0MS : OPC0MS
bits : 1 - 2 (2 bit)
access : read-write
A0OFM : A0OFM
bits : 2 - 4 (3 bit)
access : read-write
A0RS : A0RS
bits : 3 - 6 (4 bit)
access : read-write
CMP0S : CMP0S
bits : 8 - 16 (9 bit)
access : read-write
RESERVED : Reserved.
bits : 9 - 40 (32 bit)
access : read-write
CMPISR0
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CF0IS : CF0IS
bits : 0 - 0 (1 bit)
access : read-write
CR0IS : CR0IS
bits : 1 - 2 (2 bit)
access : read-write
RESERVED : Reserved.
bits : 2 - 33 (32 bit)
access : read-write
OPACR1
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OPA1EN : OPA1EN
bits : 0 - 0 (1 bit)
access : read-write
OPC1MS : OPC1MS
bits : 1 - 2 (2 bit)
access : read-write
A1OFM : A1OFM
bits : 2 - 4 (3 bit)
access : read-write
A1RS : A1RS
bits : 3 - 6 (4 bit)
access : read-write
CMP1S : CMP1S
bits : 8 - 16 (9 bit)
access : read-write
RESERVED : Reserved.
bits : 9 - 40 (32 bit)
access : read-write
OFVCR1
address_offset : 0x104 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
A1OF : A1OF
bits : 0 - 5 (6 bit)
access : read-write
RESERVED : Reserved.
bits : 6 - 37 (32 bit)
access : read-write
CMPIER1
address_offset : 0x108 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CF1IEN : CF1IEN
bits : 0 - 0 (1 bit)
access : read-write
CR1IEN : CR1IEN
bits : 1 - 2 (2 bit)
access : read-write
RESERVED : Reserved.
bits : 2 - 33 (32 bit)
access : read-write
CMPRSR1
address_offset : 0x10C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CF1RAW : CF1RAW
bits : 0 - 0 (1 bit)
access : read-write
CR1RAW : CR1RAW
bits : 1 - 2 (2 bit)
access : read-write
RESERVED : Reserved.
bits : 2 - 33 (32 bit)
access : read-write
CMPISR1
address_offset : 0x110 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CF1IS : CF1IS
bits : 0 - 0 (1 bit)
access : read-write
CR1IS : CR1IS
bits : 1 - 2 (2 bit)
access : read-write
RESERVED : Reserved.
bits : 2 - 33 (32 bit)
access : read-write
CMPICLR1
address_offset : 0x114 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CF1ICLR : CF1ICLR
bits : 0 - 0 (1 bit)
access : read-write
CR1ICLR : CR1ICLR
bits : 1 - 2 (2 bit)
access : read-write
RESERVED : Reserved.
bits : 2 - 33 (32 bit)
access : read-write
CMPICLR0
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CF0ICLR : CF0ICLR
bits : 0 - 0 (1 bit)
access : read-write
CR0ICLR : CR0ICLR
bits : 1 - 2 (2 bit)
access : read-write
RESERVED : Reserved.
bits : 2 - 33 (32 bit)
access : read-write
OFVCR0
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
A0OF : A0OF
bits : 0 - 5 (6 bit)
access : read-write
RESERVED : Reserved.
bits : 6 - 37 (32 bit)
access : read-write
CMPIER0
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CF0IEN : CF0IEN
bits : 0 - 0 (1 bit)
access : read-write
CR0IEN : CR0IEN
bits : 1 - 2 (2 bit)
access : read-write
RESERVED : Reserved.
bits : 2 - 33 (32 bit)
access : read-write
CMPRSR0
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CF0RAW : CF0RAW
bits : 0 - 0 (1 bit)
access : read-write
CR0RAW : CR0RAW
bits : 1 - 2 (2 bit)
access : read-write
RESERVED : Reserved.
bits : 2 - 33 (32 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.