\n
address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection : not protected
CSIF_ENR
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RESERVED : Reserved.
bits : 0 - 30 (31 bit)
access : read-write
CSIF_EN : CSIF_EN
bits : 31 - 62 (32 bit)
access : read-write
CSIF_WCR1
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WIN_WID : WIN_WID
bits : 0 - 10 (11 bit)
access : read-write
WIN_HGH : WIN_HGH
bits : 16 - 42 (27 bit)
access : read-write
RESERVED : Reserved.
bits : 27 - 58 (32 bit)
access : read-write
CSIF_SMP
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CSML : CSML
bits : 8 - 20 (13 bit)
access : read-write
RSML : RSML
bits : 16 - 36 (21 bit)
access : read-write
SMP_EN : SMP_EN
bits : 31 - 62 (32 bit)
access : read-write
CSIF_SMPCOL
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CSM : CSM
bits : 0 - 31 (32 bit)
access : read-write
CSIF_SMPROW
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RSM : RSM
bits : 0 - 31 (32 bit)
access : read-write
CSIF_FIFO0
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
access : read-write
CSIF_FIFO1
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
access : read-write
CSIF_FIFO2
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
access : read-write
CSIF_FIFO3
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
access : read-write
CSIF_FIFO4
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
access : read-write
CSIF_FIFO5
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
access : read-write
CSIF_FIFO6
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
access : read-write
CSIF_FIFO7
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
access : read-write
CSIF_CR
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VSYNCTYP : VSYNCTYP
bits : 1 - 2 (2 bit)
access : read-write
HSYNCTYP : HSYNCTYP
bits : 2 - 4 (3 bit)
access : read-write
CLKEDGE : CLKEDGE
bits : 3 - 6 (4 bit)
access : read-write
IMG_FMT : IMG_FMT
bits : 4 - 8 (5 bit)
access : read-write
VSYNCPOL : VSYNCPOL
bits : 6 - 12 (7 bit)
access : read-write
HSYNCPOL : HSYNCPOL
bits : 7 - 14 (8 bit)
access : read-write
IMG_SLD : IMG_SLD
bits : 8 - 23 (16 bit)
access : read-write
IMG_SFD : IMG_SFD
bits : 16 - 39 (24 bit)
access : read-write
RESERVED : Reserved.
bits : 24 - 55 (32 bit)
access : read-write
CSIF_IER
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SOFFLGE : SOFFLGE
bits : 0 - 0 (1 bit)
access : read-write
EOFFLGE : EOFFLGE
bits : 1 - 2 (2 bit)
access : read-write
CAPSTAE : CAPSTAE
bits : 2 - 4 (3 bit)
access : read-write
CAPSTSE : CAPSTSE
bits : 3 - 6 (4 bit)
access : read-write
BADFRME : BADFRME
bits : 4 - 8 (5 bit)
access : read-write
FIFOOVRE : FIFOOVRE
bits : 8 - 16 (9 bit)
access : read-write
FIFOEMPE : FIFOEMPE
bits : 9 - 18 (10 bit)
access : read-write
FIFOFULE : FIFOFULE
bits : 10 - 20 (11 bit)
access : read-write
RESERVED : Reserved.
bits : 11 - 42 (32 bit)
access : read-write
CSIF_SR
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SOF_FLG : SOF_FLG
bits : 0 - 0 (1 bit)
access : read-write
EOF_FLG : EOF_FLG
bits : 1 - 2 (2 bit)
access : read-write
CAP_STA : CAP_STA
bits : 2 - 4 (3 bit)
access : read-write
CAP_STS : CAP_STS
bits : 3 - 6 (4 bit)
access : read-write
BAD_FRM : BAD_FRM
bits : 4 - 8 (5 bit)
access : read-write
FIFO_OVR : FIFO_OVR
bits : 8 - 16 (9 bit)
access : read-write
FIFO_EMP : FIFO_EMP
bits : 9 - 18 (10 bit)
access : read-write
FIFO_FUL : FIFO_FUL
bits : 10 - 20 (11 bit)
access : read-write
RESERVED : Reserved.
bits : 11 - 42 (32 bit)
access : read-write
CSIF_IMGWH
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IMG_WID : IMG_WID
bits : 0 - 10 (11 bit)
access : read-write
IMG_HGH : IMG_HGH
bits : 16 - 42 (27 bit)
access : read-write
RESERVED : Reserved.
bits : 27 - 58 (32 bit)
access : read-write
CSIF_WCR0
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WIN_HSTR : WIN_HSTR
bits : 0 - 10 (11 bit)
access : read-write
WIN_VSTR : WIN_VSTR
bits : 16 - 42 (27 bit)
access : read-write
WIN_EN : WIN_EN
bits : 31 - 62 (32 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.