\n
address_offset : 0x0 Bytes (0x0)
size : 0x1D0 byte (0x0)
mem_usage : registers
protection : not protected
VREF_BUF Control and Status Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ENVR : Enable Voltage Reference
bits : 0 - 0 (1 bit)
access : read-write
HIZ : High impedence mode for the VREF_BUF
bits : 1 - 1 (1 bit)
access : read-write
VRR : Voltage reference buffer ready
bits : 3 - 3 (1 bit)
access : read-only
VRS : Voltage reference scale
bits : 4 - 5 (2 bit)
access : read-write
VREF_BUF Calibration Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TRIM : Trimming code
bits : 0 - 5 (6 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.