\n
address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection : not protected
GPIO status
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO status
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
Interrupt Enable for proc0
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO0_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO0_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO0_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO0_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO1_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO1_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO1_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO1_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO2_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO2_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO2_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO2_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO3_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO3_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO3_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO3_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO4_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO4_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO4_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO4_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO5_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO5_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO5_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO5_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO6_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-write
GPIO6_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-write
GPIO6_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO6_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO7_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-write
GPIO7_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-write
GPIO7_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO7_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Interrupt Enable for proc0
address_offset : 0x104 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO8_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO8_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO8_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO8_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO9_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO9_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO9_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO9_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO10_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO10_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO10_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO10_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO11_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO11_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO11_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO11_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO12_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO12_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO12_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO12_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO13_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO13_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO13_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO13_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO14_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-write
GPIO14_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-write
GPIO14_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO14_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO15_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-write
GPIO15_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-write
GPIO15_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO15_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Interrupt Enable for proc0
address_offset : 0x108 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO16_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO16_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO16_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO16_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO17_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO17_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO17_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO17_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO18_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO18_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO18_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO18_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO19_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO19_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO19_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO19_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO20_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO20_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO20_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO20_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO21_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO21_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO21_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO21_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO22_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-write
GPIO22_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-write
GPIO22_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO22_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO23_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-write
GPIO23_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-write
GPIO23_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO23_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Interrupt Enable for proc0
address_offset : 0x10C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO24_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO24_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO24_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO24_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO25_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO25_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO25_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO25_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO26_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO26_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO26_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO26_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO27_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO27_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO27_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO27_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO28_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO28_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO28_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO28_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO29_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO29_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO29_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO29_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
Interrupt Force for proc0
address_offset : 0x110 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO0_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO0_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO0_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO0_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO1_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO1_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO1_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO1_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO2_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO2_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO2_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO2_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO3_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO3_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO3_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO3_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO4_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO4_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO4_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO4_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO5_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO5_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO5_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO5_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO6_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-write
GPIO6_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-write
GPIO6_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO6_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO7_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-write
GPIO7_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-write
GPIO7_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO7_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Interrupt Force for proc0
address_offset : 0x114 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO8_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO8_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO8_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO8_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO9_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO9_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO9_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO9_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO10_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO10_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO10_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO10_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO11_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO11_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO11_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO11_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO12_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO12_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO12_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO12_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO13_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO13_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO13_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO13_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO14_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-write
GPIO14_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-write
GPIO14_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO14_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO15_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-write
GPIO15_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-write
GPIO15_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO15_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Interrupt Force for proc0
address_offset : 0x118 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO16_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO16_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO16_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO16_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO17_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO17_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO17_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO17_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO18_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO18_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO18_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO18_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO19_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO19_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO19_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO19_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO20_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO20_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO20_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO20_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO21_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO21_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO21_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO21_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO22_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-write
GPIO22_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-write
GPIO22_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO22_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO23_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-write
GPIO23_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-write
GPIO23_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO23_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Interrupt Force for proc0
address_offset : 0x11C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO24_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO24_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO24_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO24_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO25_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO25_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO25_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO25_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO26_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO26_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO26_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO26_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO27_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO27_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO27_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO27_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO28_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO28_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO28_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO28_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO29_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO29_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO29_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO29_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
Interrupt status after masking & forcing for proc0
address_offset : 0x120 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO0_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-only
GPIO0_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-only
GPIO0_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-only
GPIO0_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-only
GPIO1_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-only
GPIO1_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-only
GPIO1_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-only
GPIO1_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-only
GPIO2_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-only
GPIO2_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-only
GPIO2_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-only
GPIO2_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-only
GPIO3_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-only
GPIO3_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-only
GPIO3_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-only
GPIO3_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-only
GPIO4_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-only
GPIO4_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-only
GPIO4_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-only
GPIO4_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-only
GPIO5_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-only
GPIO5_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-only
GPIO5_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-only
GPIO5_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-only
GPIO6_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-only
GPIO6_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-only
GPIO6_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-only
GPIO6_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-only
GPIO7_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-only
GPIO7_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-only
GPIO7_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-only
GPIO7_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-only
Interrupt status after masking & forcing for proc0
address_offset : 0x124 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO8_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-only
GPIO8_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-only
GPIO8_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-only
GPIO8_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-only
GPIO9_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-only
GPIO9_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-only
GPIO9_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-only
GPIO9_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-only
GPIO10_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-only
GPIO10_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-only
GPIO10_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-only
GPIO10_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-only
GPIO11_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-only
GPIO11_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-only
GPIO11_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-only
GPIO11_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-only
GPIO12_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-only
GPIO12_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-only
GPIO12_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-only
GPIO12_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-only
GPIO13_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-only
GPIO13_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-only
GPIO13_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-only
GPIO13_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-only
GPIO14_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-only
GPIO14_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-only
GPIO14_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-only
GPIO14_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-only
GPIO15_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-only
GPIO15_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-only
GPIO15_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-only
GPIO15_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-only
Interrupt status after masking & forcing for proc0
address_offset : 0x128 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO16_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-only
GPIO16_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-only
GPIO16_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-only
GPIO16_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-only
GPIO17_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-only
GPIO17_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-only
GPIO17_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-only
GPIO17_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-only
GPIO18_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-only
GPIO18_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-only
GPIO18_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-only
GPIO18_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-only
GPIO19_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-only
GPIO19_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-only
GPIO19_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-only
GPIO19_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-only
GPIO20_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-only
GPIO20_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-only
GPIO20_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-only
GPIO20_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-only
GPIO21_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-only
GPIO21_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-only
GPIO21_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-only
GPIO21_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-only
GPIO22_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-only
GPIO22_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-only
GPIO22_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-only
GPIO22_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-only
GPIO23_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-only
GPIO23_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-only
GPIO23_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-only
GPIO23_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-only
Interrupt status after masking & forcing for proc0
address_offset : 0x12C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO24_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-only
GPIO24_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-only
GPIO24_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-only
GPIO24_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-only
GPIO25_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-only
GPIO25_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-only
GPIO25_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-only
GPIO25_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-only
GPIO26_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-only
GPIO26_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-only
GPIO26_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-only
GPIO26_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-only
GPIO27_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-only
GPIO27_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-only
GPIO27_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-only
GPIO27_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-only
GPIO28_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-only
GPIO28_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-only
GPIO28_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-only
GPIO28_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-only
GPIO29_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-only
GPIO29_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-only
GPIO29_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-only
GPIO29_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-only
Interrupt Enable for proc1
address_offset : 0x130 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO0_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO0_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO0_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO0_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO1_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO1_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO1_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO1_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO2_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO2_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO2_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO2_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO3_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO3_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO3_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO3_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO4_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO4_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO4_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO4_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO5_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO5_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO5_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO5_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO6_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-write
GPIO6_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-write
GPIO6_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO6_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO7_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-write
GPIO7_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-write
GPIO7_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO7_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Interrupt Enable for proc1
address_offset : 0x134 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO8_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO8_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO8_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO8_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO9_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO9_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO9_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO9_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO10_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO10_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO10_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO10_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO11_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO11_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO11_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO11_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO12_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO12_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO12_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO12_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO13_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO13_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO13_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO13_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO14_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-write
GPIO14_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-write
GPIO14_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO14_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO15_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-write
GPIO15_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-write
GPIO15_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO15_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Interrupt Enable for proc1
address_offset : 0x138 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO16_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO16_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO16_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO16_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO17_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO17_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO17_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO17_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO18_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO18_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO18_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO18_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO19_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO19_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO19_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO19_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO20_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO20_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO20_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO20_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO21_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO21_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO21_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO21_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO22_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-write
GPIO22_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-write
GPIO22_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO22_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO23_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-write
GPIO23_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-write
GPIO23_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO23_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Interrupt Enable for proc1
address_offset : 0x13C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO24_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO24_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO24_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO24_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO25_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO25_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO25_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO25_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO26_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO26_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO26_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO26_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO27_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO27_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO27_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO27_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO28_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO28_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO28_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO28_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO29_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO29_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO29_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO29_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO control including function select and overrides.
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
0 : jtag_tdi
None
1 : spi0_sclk
None
2 : uart0_cts
None
3 : i2c1_sda
None
4 : pwm_a_1
None
5 : sio_2
None
6 : pio0_2
None
7 : pio1_2
None
9 : usb_muxing_vbus_en
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
Interrupt Force for proc1
address_offset : 0x140 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO0_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO0_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO0_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO0_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO1_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO1_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO1_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO1_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO2_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO2_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO2_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO2_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO3_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO3_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO3_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO3_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO4_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO4_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO4_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO4_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO5_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO5_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO5_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO5_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO6_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-write
GPIO6_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-write
GPIO6_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO6_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO7_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-write
GPIO7_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-write
GPIO7_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO7_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Interrupt Force for proc1
address_offset : 0x144 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO8_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO8_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO8_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO8_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO9_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO9_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO9_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO9_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO10_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO10_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO10_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO10_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO11_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO11_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO11_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO11_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO12_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO12_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO12_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO12_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO13_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO13_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO13_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO13_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO14_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-write
GPIO14_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-write
GPIO14_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO14_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO15_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-write
GPIO15_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-write
GPIO15_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO15_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Interrupt Force for proc1
address_offset : 0x148 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO16_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO16_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO16_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO16_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO17_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO17_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO17_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO17_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO18_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO18_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO18_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO18_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO19_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO19_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO19_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO19_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO20_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO20_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO20_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO20_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO21_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO21_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO21_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO21_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO22_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-write
GPIO22_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-write
GPIO22_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO22_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO23_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-write
GPIO23_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-write
GPIO23_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO23_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Interrupt Force for proc1
address_offset : 0x14C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO24_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO24_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO24_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO24_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO25_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO25_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO25_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO25_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO26_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO26_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO26_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO26_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO27_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO27_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO27_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO27_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO28_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO28_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO28_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO28_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO29_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO29_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO29_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO29_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
Interrupt status after masking & forcing for proc1
address_offset : 0x150 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO0_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-only
GPIO0_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-only
GPIO0_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-only
GPIO0_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-only
GPIO1_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-only
GPIO1_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-only
GPIO1_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-only
GPIO1_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-only
GPIO2_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-only
GPIO2_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-only
GPIO2_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-only
GPIO2_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-only
GPIO3_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-only
GPIO3_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-only
GPIO3_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-only
GPIO3_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-only
GPIO4_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-only
GPIO4_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-only
GPIO4_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-only
GPIO4_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-only
GPIO5_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-only
GPIO5_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-only
GPIO5_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-only
GPIO5_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-only
GPIO6_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-only
GPIO6_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-only
GPIO6_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-only
GPIO6_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-only
GPIO7_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-only
GPIO7_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-only
GPIO7_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-only
GPIO7_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-only
Interrupt status after masking & forcing for proc1
address_offset : 0x154 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO8_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-only
GPIO8_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-only
GPIO8_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-only
GPIO8_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-only
GPIO9_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-only
GPIO9_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-only
GPIO9_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-only
GPIO9_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-only
GPIO10_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-only
GPIO10_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-only
GPIO10_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-only
GPIO10_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-only
GPIO11_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-only
GPIO11_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-only
GPIO11_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-only
GPIO11_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-only
GPIO12_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-only
GPIO12_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-only
GPIO12_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-only
GPIO12_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-only
GPIO13_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-only
GPIO13_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-only
GPIO13_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-only
GPIO13_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-only
GPIO14_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-only
GPIO14_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-only
GPIO14_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-only
GPIO14_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-only
GPIO15_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-only
GPIO15_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-only
GPIO15_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-only
GPIO15_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-only
Interrupt status after masking & forcing for proc1
address_offset : 0x158 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO16_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-only
GPIO16_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-only
GPIO16_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-only
GPIO16_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-only
GPIO17_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-only
GPIO17_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-only
GPIO17_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-only
GPIO17_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-only
GPIO18_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-only
GPIO18_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-only
GPIO18_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-only
GPIO18_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-only
GPIO19_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-only
GPIO19_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-only
GPIO19_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-only
GPIO19_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-only
GPIO20_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-only
GPIO20_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-only
GPIO20_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-only
GPIO20_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-only
GPIO21_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-only
GPIO21_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-only
GPIO21_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-only
GPIO21_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-only
GPIO22_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-only
GPIO22_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-only
GPIO22_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-only
GPIO22_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-only
GPIO23_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-only
GPIO23_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-only
GPIO23_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-only
GPIO23_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-only
Interrupt status after masking & forcing for proc1
address_offset : 0x15C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO24_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-only
GPIO24_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-only
GPIO24_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-only
GPIO24_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-only
GPIO25_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-only
GPIO25_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-only
GPIO25_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-only
GPIO25_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-only
GPIO26_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-only
GPIO26_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-only
GPIO26_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-only
GPIO26_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-only
GPIO27_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-only
GPIO27_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-only
GPIO27_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-only
GPIO27_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-only
GPIO28_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-only
GPIO28_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-only
GPIO28_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-only
GPIO28_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-only
GPIO29_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-only
GPIO29_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-only
GPIO29_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-only
GPIO29_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-only
Interrupt Enable for dormant_wake
address_offset : 0x160 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO0_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO0_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO0_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO0_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO1_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO1_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO1_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO1_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO2_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO2_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO2_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO2_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO3_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO3_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO3_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO3_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO4_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO4_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO4_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO4_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO5_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO5_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO5_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO5_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO6_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-write
GPIO6_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-write
GPIO6_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO6_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO7_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-write
GPIO7_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-write
GPIO7_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO7_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Interrupt Enable for dormant_wake
address_offset : 0x164 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO8_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO8_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO8_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO8_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO9_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO9_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO9_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO9_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO10_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO10_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO10_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO10_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO11_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO11_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO11_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO11_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO12_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO12_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO12_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO12_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO13_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO13_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO13_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO13_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO14_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-write
GPIO14_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-write
GPIO14_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO14_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO15_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-write
GPIO15_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-write
GPIO15_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO15_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Interrupt Enable for dormant_wake
address_offset : 0x168 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO16_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO16_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO16_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO16_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO17_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO17_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO17_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO17_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO18_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO18_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO18_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO18_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO19_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO19_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO19_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO19_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO20_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO20_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO20_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO20_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO21_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO21_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO21_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO21_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO22_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-write
GPIO22_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-write
GPIO22_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO22_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO23_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-write
GPIO23_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-write
GPIO23_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO23_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Interrupt Enable for dormant_wake
address_offset : 0x16C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO24_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO24_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO24_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO24_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO25_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO25_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO25_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO25_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO26_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO26_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO26_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO26_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO27_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO27_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO27_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO27_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO28_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO28_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO28_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO28_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO29_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO29_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO29_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO29_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
Interrupt Force for dormant_wake
address_offset : 0x170 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO0_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO0_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO0_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO0_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO1_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO1_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO1_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO1_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO2_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO2_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO2_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO2_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO3_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO3_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO3_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO3_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO4_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO4_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO4_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO4_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO5_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO5_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO5_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO5_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO6_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-write
GPIO6_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-write
GPIO6_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO6_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO7_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-write
GPIO7_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-write
GPIO7_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO7_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Interrupt Force for dormant_wake
address_offset : 0x174 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO8_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO8_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO8_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO8_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO9_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO9_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO9_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO9_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO10_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO10_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO10_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO10_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO11_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO11_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO11_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO11_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO12_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO12_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO12_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO12_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO13_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO13_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO13_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO13_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO14_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-write
GPIO14_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-write
GPIO14_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO14_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO15_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-write
GPIO15_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-write
GPIO15_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO15_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Interrupt Force for dormant_wake
address_offset : 0x178 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO16_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO16_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO16_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO16_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO17_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO17_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO17_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO17_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO18_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO18_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO18_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO18_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO19_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO19_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO19_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO19_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO20_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO20_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO20_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO20_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO21_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO21_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO21_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO21_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO22_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-write
GPIO22_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-write
GPIO22_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO22_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO23_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-write
GPIO23_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-write
GPIO23_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO23_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Interrupt Force for dormant_wake
address_offset : 0x17C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO24_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-write
GPIO24_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-write
GPIO24_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO24_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO25_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-write
GPIO25_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-write
GPIO25_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO25_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO26_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-write
GPIO26_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-write
GPIO26_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO26_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO27_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-write
GPIO27_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-write
GPIO27_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO27_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO28_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-write
GPIO28_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-write
GPIO28_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO28_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO29_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-write
GPIO29_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-write
GPIO29_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO29_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO status
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
Interrupt status after masking & forcing for dormant_wake
address_offset : 0x180 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO0_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-only
GPIO0_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-only
GPIO0_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-only
GPIO0_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-only
GPIO1_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-only
GPIO1_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-only
GPIO1_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-only
GPIO1_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-only
GPIO2_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-only
GPIO2_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-only
GPIO2_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-only
GPIO2_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-only
GPIO3_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-only
GPIO3_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-only
GPIO3_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-only
GPIO3_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-only
GPIO4_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-only
GPIO4_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-only
GPIO4_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-only
GPIO4_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-only
GPIO5_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-only
GPIO5_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-only
GPIO5_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-only
GPIO5_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-only
GPIO6_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-only
GPIO6_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-only
GPIO6_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-only
GPIO6_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-only
GPIO7_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-only
GPIO7_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-only
GPIO7_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-only
GPIO7_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-only
Interrupt status after masking & forcing for dormant_wake
address_offset : 0x184 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO8_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-only
GPIO8_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-only
GPIO8_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-only
GPIO8_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-only
GPIO9_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-only
GPIO9_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-only
GPIO9_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-only
GPIO9_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-only
GPIO10_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-only
GPIO10_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-only
GPIO10_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-only
GPIO10_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-only
GPIO11_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-only
GPIO11_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-only
GPIO11_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-only
GPIO11_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-only
GPIO12_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-only
GPIO12_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-only
GPIO12_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-only
GPIO12_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-only
GPIO13_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-only
GPIO13_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-only
GPIO13_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-only
GPIO13_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-only
GPIO14_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-only
GPIO14_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-only
GPIO14_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-only
GPIO14_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-only
GPIO15_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-only
GPIO15_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-only
GPIO15_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-only
GPIO15_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-only
Interrupt status after masking & forcing for dormant_wake
address_offset : 0x188 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO16_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-only
GPIO16_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-only
GPIO16_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-only
GPIO16_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-only
GPIO17_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-only
GPIO17_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-only
GPIO17_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-only
GPIO17_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-only
GPIO18_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-only
GPIO18_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-only
GPIO18_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-only
GPIO18_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-only
GPIO19_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-only
GPIO19_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-only
GPIO19_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-only
GPIO19_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-only
GPIO20_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-only
GPIO20_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-only
GPIO20_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-only
GPIO20_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-only
GPIO21_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-only
GPIO21_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-only
GPIO21_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-only
GPIO21_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-only
GPIO22_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-only
GPIO22_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-only
GPIO22_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-only
GPIO22_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-only
GPIO23_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-only
GPIO23_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-only
GPIO23_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-only
GPIO23_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-only
Interrupt status after masking & forcing for dormant_wake
address_offset : 0x18C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO24_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-only
GPIO24_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-only
GPIO24_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-only
GPIO24_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-only
GPIO25_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-only
GPIO25_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-only
GPIO25_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-only
GPIO25_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-only
GPIO26_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-only
GPIO26_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-only
GPIO26_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-only
GPIO26_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-only
GPIO27_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-only
GPIO27_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-only
GPIO27_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-only
GPIO27_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-only
GPIO28_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-only
GPIO28_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-only
GPIO28_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-only
GPIO28_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-only
GPIO29_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-only
GPIO29_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-only
GPIO29_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-only
GPIO29_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
0 : jtag_tdo
None
1 : spi0_tx
None
2 : uart0_rts
None
3 : i2c1_scl
None
4 : pwm_b_1
None
5 : sio_3
None
6 : pio0_3
None
7 : pio1_3
None
9 : usb_muxing_overcurr_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi0_rx
None
2 : uart1_tx
None
3 : i2c0_sda
None
4 : pwm_a_2
None
5 : sio_4
None
6 : pio0_4
None
7 : pio1_4
None
9 : usb_muxing_vbus_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi0_ss_n
None
2 : uart1_rx
None
3 : i2c0_scl
None
4 : pwm_b_2
None
5 : sio_5
None
6 : pio0_5
None
7 : pio1_5
None
9 : usb_muxing_vbus_en
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi0_sclk
None
2 : uart1_cts
None
3 : i2c1_sda
None
4 : pwm_a_3
None
5 : sio_6
None
6 : pio0_6
None
7 : pio1_6
None
8 : usb_muxing_extphy_softcon
None
9 : usb_muxing_overcurr_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi0_tx
None
2 : uart1_rts
None
3 : i2c1_scl
None
4 : pwm_b_3
None
5 : sio_7
None
6 : pio0_7
None
7 : pio1_7
None
8 : usb_muxing_extphy_oe_n
None
9 : usb_muxing_vbus_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO control including function select and overrides.
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
0 : jtag_tck
None
1 : spi0_rx
None
2 : uart0_tx
None
3 : i2c0_sda
None
4 : pwm_a_0
None
5 : sio_0
None
6 : pio0_0
None
7 : pio1_0
None
9 : usb_muxing_overcurr_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi1_rx
None
2 : uart1_tx
None
3 : i2c0_sda
None
4 : pwm_a_4
None
5 : sio_8
None
6 : pio0_8
None
7 : pio1_8
None
8 : usb_muxing_extphy_rcv
None
9 : usb_muxing_vbus_en
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi1_ss_n
None
2 : uart1_rx
None
3 : i2c0_scl
None
4 : pwm_b_4
None
5 : sio_9
None
6 : pio0_9
None
7 : pio1_9
None
8 : usb_muxing_extphy_vp
None
9 : usb_muxing_overcurr_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi1_sclk
None
2 : uart1_cts
None
3 : i2c1_sda
None
4 : pwm_a_5
None
5 : sio_10
None
6 : pio0_10
None
7 : pio1_10
None
8 : usb_muxing_extphy_vm
None
9 : usb_muxing_vbus_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0x5C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi1_tx
None
2 : uart1_rts
None
3 : i2c1_scl
None
4 : pwm_b_5
None
5 : sio_11
None
6 : pio0_11
None
7 : pio1_11
None
8 : usb_muxing_extphy_suspnd
None
9 : usb_muxing_vbus_en
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0x64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi1_rx
None
2 : uart0_tx
None
3 : i2c0_sda
None
4 : pwm_a_6
None
5 : sio_12
None
6 : pio0_12
None
7 : pio1_12
None
8 : usb_muxing_extphy_speed
None
9 : usb_muxing_overcurr_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0x68 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0x6C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi1_ss_n
None
2 : uart0_rx
None
3 : i2c0_scl
None
4 : pwm_b_6
None
5 : sio_13
None
6 : pio0_13
None
7 : pio1_13
None
8 : usb_muxing_extphy_vpo
None
9 : usb_muxing_vbus_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0x70 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0x74 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi1_sclk
None
2 : uart0_cts
None
3 : i2c1_sda
None
4 : pwm_a_7
None
5 : sio_14
None
6 : pio0_14
None
7 : pio1_14
None
8 : usb_muxing_extphy_vmo
None
9 : usb_muxing_vbus_en
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0x78 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0x7C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi1_tx
None
2 : uart0_rts
None
3 : i2c1_scl
None
4 : pwm_b_7
None
5 : sio_15
None
6 : pio0_15
None
7 : pio1_15
None
8 : usb_muxing_digital_dp
None
9 : usb_muxing_overcurr_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO status
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi0_rx
None
2 : uart0_tx
None
3 : i2c0_sda
None
4 : pwm_a_0
None
5 : sio_16
None
6 : pio0_16
None
7 : pio1_16
None
8 : usb_muxing_digital_dm
None
9 : usb_muxing_vbus_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0x88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0x8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi0_ss_n
None
2 : uart0_rx
None
3 : i2c0_scl
None
4 : pwm_b_0
None
5 : sio_17
None
6 : pio0_17
None
7 : pio1_17
None
9 : usb_muxing_vbus_en
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0x90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0x94 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi0_sclk
None
2 : uart0_cts
None
3 : i2c1_sda
None
4 : pwm_a_1
None
5 : sio_18
None
6 : pio0_18
None
7 : pio1_18
None
9 : usb_muxing_overcurr_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0x98 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0x9C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi0_tx
None
2 : uart0_rts
None
3 : i2c1_scl
None
4 : pwm_b_1
None
5 : sio_19
None
6 : pio0_19
None
7 : pio1_19
None
9 : usb_muxing_vbus_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0xA0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0xA4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi0_rx
None
2 : uart1_tx
None
3 : i2c0_sda
None
4 : pwm_a_2
None
5 : sio_20
None
6 : pio0_20
None
7 : pio1_20
None
8 : clocks_gpin_0
None
9 : usb_muxing_vbus_en
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0xA8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0xAC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi0_ss_n
None
2 : uart1_rx
None
3 : i2c0_scl
None
4 : pwm_b_2
None
5 : sio_21
None
6 : pio0_21
None
7 : pio1_21
None
8 : clocks_gpout_0
None
9 : usb_muxing_overcurr_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0xB0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0xB4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi0_sclk
None
2 : uart1_cts
None
3 : i2c1_sda
None
4 : pwm_a_3
None
5 : sio_22
None
6 : pio0_22
None
7 : pio1_22
None
8 : clocks_gpin_1
None
9 : usb_muxing_vbus_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0xB8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0xBC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi0_tx
None
2 : uart1_rts
None
3 : i2c1_scl
None
4 : pwm_b_3
None
5 : sio_23
None
6 : pio0_23
None
7 : pio1_23
None
8 : clocks_gpout_1
None
9 : usb_muxing_vbus_en
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO control including function select and overrides.
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
0 : jtag_tms
None
1 : spi0_ss_n
None
2 : uart0_rx
None
3 : i2c0_scl
None
4 : pwm_b_0
None
5 : sio_1
None
6 : pio0_1
None
7 : pio1_1
None
9 : usb_muxing_vbus_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0xC0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0xC4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi1_rx
None
2 : uart1_tx
None
3 : i2c0_sda
None
4 : pwm_a_4
None
5 : sio_24
None
6 : pio0_24
None
7 : pio1_24
None
8 : clocks_gpout_2
None
9 : usb_muxing_overcurr_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0xC8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0xCC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi1_ss_n
None
2 : uart1_rx
None
3 : i2c0_scl
None
4 : pwm_b_4
None
5 : sio_25
None
6 : pio0_25
None
7 : pio1_25
None
8 : clocks_gpout_3
None
9 : usb_muxing_vbus_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0xD0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0xD4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi1_sclk
None
2 : uart1_cts
None
3 : i2c1_sda
None
4 : pwm_a_5
None
5 : sio_26
None
6 : pio0_26
None
7 : pio1_26
None
9 : usb_muxing_vbus_en
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0xD8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0xDC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi1_tx
None
2 : uart1_rts
None
3 : i2c1_scl
None
4 : pwm_b_5
None
5 : sio_27
None
6 : pio0_27
None
7 : pio1_27
None
9 : usb_muxing_overcurr_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0xE0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0xE4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi1_rx
None
2 : uart0_tx
None
3 : i2c0_sda
None
4 : pwm_a_6
None
5 : sio_28
None
6 : pio0_28
None
7 : pio1_28
None
9 : usb_muxing_vbus_detect
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
GPIO status
address_offset : 0xE8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OUTFROMPERI : output signal from selected peripheral, before register override is applied
bits : 8 - 8 (1 bit)
access : read-only
OUTTOPAD : output signal to pad after register override is applied
bits : 9 - 9 (1 bit)
access : read-only
OEFROMPERI : output enable from selected peripheral, before register override is applied
bits : 12 - 12 (1 bit)
access : read-only
OETOPAD : output enable to pad after register override is applied
bits : 13 - 13 (1 bit)
access : read-only
INFROMPAD : input signal from pad, before override is applied
bits : 17 - 17 (1 bit)
access : read-only
INTOPERI : input signal to peripheral, after override is applied
bits : 19 - 19 (1 bit)
access : read-only
IRQFROMPAD : interrupt from pad before override is applied
bits : 24 - 24 (1 bit)
access : read-only
IRQTOPROC : interrupt to processors, after override is applied
bits : 26 - 26 (1 bit)
access : read-only
GPIO control including function select and overrides.
address_offset : 0xEC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUNCSEL : 0-31 -> selects pin function according to the gpio table
31 == NULL
bits : 0 - 4 (5 bit)
access : read-write
Enumeration:
1 : spi1_ss_n
None
2 : uart0_rx
None
3 : i2c0_scl
None
4 : pwm_b_6
None
5 : sio_29
None
6 : pio0_29
None
7 : pio1_29
None
9 : usb_muxing_vbus_en
None
31 : null
None
End of enumeration elements list.
OUTOVER :
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output from peripheral signal selected by funcsel
1 : INVERT
drive output from inverse of peripheral signal selected by funcsel
2 : LOW
drive output low
3 : HIGH
drive output high
End of enumeration elements list.
OEOVER :
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
drive output enable from peripheral signal selected by funcsel
1 : INVERT
drive output enable from inverse of peripheral signal selected by funcsel
2 : DISABLE
disable output
3 : ENABLE
enable output
End of enumeration elements list.
INOVER :
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the peri input
1 : INVERT
invert the peri input
2 : LOW
drive peri input low
3 : HIGH
drive peri input high
End of enumeration elements list.
IRQOVER :
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : NORMAL
don't invert the interrupt
1 : INVERT
invert the interrupt
2 : LOW
drive interrupt low
3 : HIGH
drive interrupt high
End of enumeration elements list.
Raw Interrupts
address_offset : 0xF0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO0_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-only
GPIO0_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-only
GPIO0_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO0_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO1_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-only
GPIO1_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-only
GPIO1_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO1_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO2_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-only
GPIO2_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-only
GPIO2_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO2_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO3_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-only
GPIO3_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-only
GPIO3_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO3_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO4_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-only
GPIO4_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-only
GPIO4_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO4_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO5_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-only
GPIO5_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-only
GPIO5_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO5_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO6_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-only
GPIO6_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-only
GPIO6_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO6_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO7_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-only
GPIO7_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-only
GPIO7_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO7_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Raw Interrupts
address_offset : 0xF4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO8_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-only
GPIO8_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-only
GPIO8_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO8_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO9_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-only
GPIO9_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-only
GPIO9_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO9_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO10_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-only
GPIO10_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-only
GPIO10_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO10_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO11_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-only
GPIO11_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-only
GPIO11_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO11_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO12_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-only
GPIO12_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-only
GPIO12_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO12_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO13_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-only
GPIO13_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-only
GPIO13_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO13_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO14_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-only
GPIO14_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-only
GPIO14_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO14_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO15_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-only
GPIO15_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-only
GPIO15_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO15_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Raw Interrupts
address_offset : 0xF8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO16_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-only
GPIO16_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-only
GPIO16_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO16_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO17_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-only
GPIO17_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-only
GPIO17_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO17_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO18_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-only
GPIO18_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-only
GPIO18_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO18_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO19_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-only
GPIO19_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-only
GPIO19_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO19_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO20_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-only
GPIO20_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-only
GPIO20_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO20_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO21_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-only
GPIO21_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-only
GPIO21_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO21_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
GPIO22_LEVEL_LOW :
bits : 24 - 24 (1 bit)
access : read-only
GPIO22_LEVEL_HIGH :
bits : 25 - 25 (1 bit)
access : read-only
GPIO22_EDGE_LOW :
bits : 26 - 26 (1 bit)
access : read-write
GPIO22_EDGE_HIGH :
bits : 27 - 27 (1 bit)
access : read-write
GPIO23_LEVEL_LOW :
bits : 28 - 28 (1 bit)
access : read-only
GPIO23_LEVEL_HIGH :
bits : 29 - 29 (1 bit)
access : read-only
GPIO23_EDGE_LOW :
bits : 30 - 30 (1 bit)
access : read-write
GPIO23_EDGE_HIGH :
bits : 31 - 31 (1 bit)
access : read-write
Raw Interrupts
address_offset : 0xFC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO24_LEVEL_LOW :
bits : 0 - 0 (1 bit)
access : read-only
GPIO24_LEVEL_HIGH :
bits : 1 - 1 (1 bit)
access : read-only
GPIO24_EDGE_LOW :
bits : 2 - 2 (1 bit)
access : read-write
GPIO24_EDGE_HIGH :
bits : 3 - 3 (1 bit)
access : read-write
GPIO25_LEVEL_LOW :
bits : 4 - 4 (1 bit)
access : read-only
GPIO25_LEVEL_HIGH :
bits : 5 - 5 (1 bit)
access : read-only
GPIO25_EDGE_LOW :
bits : 6 - 6 (1 bit)
access : read-write
GPIO25_EDGE_HIGH :
bits : 7 - 7 (1 bit)
access : read-write
GPIO26_LEVEL_LOW :
bits : 8 - 8 (1 bit)
access : read-only
GPIO26_LEVEL_HIGH :
bits : 9 - 9 (1 bit)
access : read-only
GPIO26_EDGE_LOW :
bits : 10 - 10 (1 bit)
access : read-write
GPIO26_EDGE_HIGH :
bits : 11 - 11 (1 bit)
access : read-write
GPIO27_LEVEL_LOW :
bits : 12 - 12 (1 bit)
access : read-only
GPIO27_LEVEL_HIGH :
bits : 13 - 13 (1 bit)
access : read-only
GPIO27_EDGE_LOW :
bits : 14 - 14 (1 bit)
access : read-write
GPIO27_EDGE_HIGH :
bits : 15 - 15 (1 bit)
access : read-write
GPIO28_LEVEL_LOW :
bits : 16 - 16 (1 bit)
access : read-only
GPIO28_LEVEL_HIGH :
bits : 17 - 17 (1 bit)
access : read-only
GPIO28_EDGE_LOW :
bits : 18 - 18 (1 bit)
access : read-write
GPIO28_EDGE_HIGH :
bits : 19 - 19 (1 bit)
access : read-write
GPIO29_LEVEL_LOW :
bits : 20 - 20 (1 bit)
access : read-only
GPIO29_LEVEL_HIGH :
bits : 21 - 21 (1 bit)
access : read-only
GPIO29_EDGE_LOW :
bits : 22 - 22 (1 bit)
access : read-write
GPIO29_EDGE_HIGH :
bits : 23 - 23 (1 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.