\n

CLINT

Peripheral Memory Blocks

Registers

msip

mtimecmp

mtimecmph

mtime

mtimeh


msip

Hart 0 software interrupt register
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

msip msip read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

mtimecmp

Hart 0 time comparator register
address_offset : 0x4000 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

mtimecmp mtimecmp read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

mtimecmph

Hart 0 time comparator register
address_offset : 0x4004 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

mtimecmph mtimecmph read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

mtime

Timer register
address_offset : 0xBFF8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

mtime mtime read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

mtimeh

Timer register
address_offset : 0xBFFC Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

mtimeh mtimeh read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0


Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.