\n

RTC_0

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0xFFC byte (0x0)
mem_usage : registers
protection : not protected

Registers

CONFIG

CONTROL

ALARM0

ALARM1

ALARM2

SETCAP

LFOCONTROL

LFOSCADJ


CONFIG

RTC Configuration
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CONFIG CONFIG read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ALM0AREN RUN MCLKEN ASEN RTCLC BDEN CRYSEN AGCEN ALM0EN ALM1EN ALM2EN RTCOEN CLKSEL RTCEN

ALM0AREN : Alarm 0 Automatic Reset Enable.
bits : 0 - 0 (1 bit)

Enumeration:

0 : DISABLED

Disable the Alarm 0 automatic reset.

1 : ENABLED

Enable the Alarm 0 automatic reset.

End of enumeration elements list.

RUN : RTC Timer Enable.
bits : 1 - 1 (1 bit)

Enumeration:

0 : STOP

Stop the RTC timer.

1 : START

Start the RTC timer running.

End of enumeration elements list.

MCLKEN : Missing Clock Detector Enable.
bits : 2 - 2 (1 bit)

Enumeration:

0 : DISABLED

Disable the missing clock detector.

1 : ENABLED

Enable the missing clock detector. If the missing clock detector triggers, it will generate an RTC Fail event.

End of enumeration elements list.

ASEN : Automatic Crystal Load Capacitance Stepping Enable.
bits : 3 - 3 (1 bit)

Enumeration:

0 : DISABLED

Disable automatic load capacitance stepping.

1 : ENABLED

Enable automatic load capacitance stepping.

End of enumeration elements list.

RTCLC : Load Capacitance Value.
bits : 4 - 7 (4 bit)

BDEN : Bias Doubler Enable.
bits : 16 - 16 (1 bit)

Enumeration:

0 : DISABLED

Disable the bias doubler, saving power.

1 : ENABLED

Enable the bias doubler, allowing for faster oscillator start up time.

End of enumeration elements list.

CRYSEN : Crystal Oscillator Enable.
bits : 17 - 17 (1 bit)

Enumeration:

0 : DISABLED

Disable the crystal oscillator circuitry.

1 : ENABLED

Enable the crystal oscillator circuitry.

End of enumeration elements list.

AGCEN : Automatic Gain Control Enable.
bits : 18 - 18 (1 bit)

Enumeration:

0 : DISABLED

Disable automatic gain control.

1 : ENABLED

Enable automatic gain control, saving power.

End of enumeration elements list.

ALM0EN : Alarm 0 Enable.
bits : 24 - 24 (1 bit)

Enumeration:

0 : DISABLED

Disable RTC Alarm 0.

1 : ENABLED

Enable RTC Alarm 0.

End of enumeration elements list.

ALM1EN : Alarm 1 Enable.
bits : 25 - 25 (1 bit)

Enumeration:

0 : DISABLED

Disable RTC Alarm 1.

1 : ENABLED

Enable RTC Alarm 1.

End of enumeration elements list.

ALM2EN : Alarm 2 Enable.
bits : 26 - 26 (1 bit)

Enumeration:

0 : DISABLED

Disable RTC Alarm 2.

1 : ENABLED

Enable RTC Alarm 2.

End of enumeration elements list.

RTCOEN : RTC0 External Output Enable.
bits : 29 - 29 (1 bit)

Enumeration:

0 : DISABLED

Disable the external RTCnOSC output.

1 : ENABLED

Enable the external RTCnOSC output.

End of enumeration elements list.

CLKSEL : RTC Timer Clock Select.
bits : 30 - 30 (1 bit)

Enumeration:

0 : RTCNOSC

Select the RTC clock (RTCnOSC) as the RTC Timer clock.

1 : LFOSCN

Select the Low Frequency Oscillator (LFOSCn) clock as the RTC Timer clock.

End of enumeration elements list.

RTCEN : RTC Oscillator and Timer Enable.
bits : 31 - 31 (1 bit)

Enumeration:

0 : DISABLED

Disable the RTC Oscillator and Timer.

1 : ENABLED

Enable the RTC Oscillator and Timer.

End of enumeration elements list.


CONTROL

RTC Control
address_offset : 0x10 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CONTROL CONTROL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ALM0I ALM1I ALM2I TMRCAP TMRSET CLKVF OSCFI HSMDEN LRDYF

ALM0I : Alarm 0 Interrupt Flag.
bits : 0 - 0 (1 bit)

Enumeration:

0 : NOT_SET

Alarm 0 event has not occurred.

1 : SET

Alarm 0 event occurred.

End of enumeration elements list.

ALM1I : Alarm 1 Interrupt Flag.
bits : 1 - 1 (1 bit)

Enumeration:

0 : NOT_SET

Alarm 1 event has not occurred.

1 : SET

Alarm 1 event occurred.

End of enumeration elements list.

ALM2I : Alarm 2 Interrupt Flag.
bits : 2 - 2 (1 bit)

Enumeration:

0 : NOT_SET

Alarm 2 event has not occurred.

1 : SET

Alarm 2 event occurred.

End of enumeration elements list.

TMRCAP : RTC Timer Capture.
bits : 3 - 3 (1 bit)

Enumeration:

0 : NOT_SET

RTC timer capture operation is complete.

1 : SET

Start the RTC timer capture.

End of enumeration elements list.

TMRSET : RTC Timer Set.
bits : 4 - 4 (1 bit)

Enumeration:

0 : NOT_SET

RTC timer set operation is complete.

1 : SET

Start the RTC timer set.

End of enumeration elements list.

CLKVF : RTC External Oscillator Valid Flag.
bits : 5 - 5 (1 bit)
access : read-only

Enumeration:

0 : NOT_SET

External oscillator is not valid.

1 : SET

External oscillator is valid.

End of enumeration elements list.

OSCFI : RTC Oscillator Fail Interrupt Flag.
bits : 6 - 6 (1 bit)

Enumeration:

0 : NOT_SET

Oscillator is running.

1 : SET

Oscillator has failed.

End of enumeration elements list.

HSMDEN : RTC High Speed Mode Enable.
bits : 7 - 7 (1 bit)

Enumeration:

0 : DISABLED

Disable high speed mode.

1 : ENABLED

Enable high speed mode.

End of enumeration elements list.

LRDYF : RTC Load Capacitance Ready Flag.
bits : 8 - 8 (1 bit)
access : read-only

Enumeration:

0 : NOT_SET

The load capacitance is currently stepping.

1 : SET

The load capacitance has reached its programmed value.

End of enumeration elements list.


ALARM0

RTC Alarm 0
address_offset : 0x20 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ALARM0 ALARM0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ALARM0

ALARM0 : RTC Alarm 0.
bits : 0 - 31 (32 bit)


ALARM1

RTC Alarm 1
address_offset : 0x30 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ALARM1 ALARM1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ALARM1

ALARM1 : RTC Alarm 1.
bits : 0 - 31 (32 bit)


ALARM2

RTC Alarm 2
address_offset : 0x40 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ALARM2 ALARM2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ALARM2

ALARM2 : RTC Alarm 2.
bits : 0 - 31 (32 bit)


SETCAP

RTC Timer Set/Capture Value
address_offset : 0x50 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SETCAP SETCAP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SETCAP

SETCAP : RTC Timer Set/Capture Value.
bits : 0 - 31 (32 bit)


LFOCONTROL

LFOSC Control
address_offset : 0x60 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LFOCONTROL LFOCONTROL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LFOSCEN

LFOSCEN : Low Frequency Oscillator Enable.
bits : 31 - 31 (1 bit)

Enumeration:

0 : DISABLED

Disable the Low Frequency Oscillator (LFOSCn).

1 : ENABLED

Enable the Low Frequency Oscillator (LFOSCn).

End of enumeration elements list.


LFOSCADJ

LFOSC Output Frequency Adjust
address_offset : 0x80 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LFOSCADJ LFOSCADJ read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LFOSCADJ

LFOSCADJ : LFOSC Output Frequency Adjust.
bits : 0 - 3 (4 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.