\n

Oscillators

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0xFFC byte (0x0)
mem_usage : registers
protection : not protected

Registers

CONTROL


CONTROL

Module Control
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CONTROL CONTROL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DIGOSCEN MEMOSCEN DIGOSCMD MEMOSCMD CLKSEL

DIGOSCEN : Digital LDO Oscillator Enable.
bits : 0 - 0 (1 bit)

Enumeration:

0 : DISABLED

Disable the digital LDO PVT oscillator.

1 : ENABLED

Enable the digital LDO PVT oscillator.

End of enumeration elements list.

MEMOSCEN : Memory LDO Oscillator Enable.
bits : 1 - 1 (1 bit)

Enumeration:

0 : DISABLED

Disable the memory LDO PVT oscillator.

1 : ENABLED

Enable the memory LDO PVT oscillator.

End of enumeration elements list.

DIGOSCMD : Digital LDO Oscillator Mode.
bits : 4 - 4 (1 bit)

Enumeration:

0 : FAST

Select fast mode for the digital LDO PVT oscillator.

1 : SLOW

Select slow mode for the digital LDO PVT oscillator.

End of enumeration elements list.

MEMOSCMD : High Voltage Oscillator Mode.
bits : 5 - 5 (1 bit)

Enumeration:

0 : FAST

Select fast mode for the memory LDO PVT oscillator.

1 : SLOW

Select slow mode for the memory LDO PVT oscillator.

End of enumeration elements list.

CLKSEL : Clock Select.
bits : 6 - 6 (1 bit)

Enumeration:

0 : OSCILLATORS

Select the digital and memory oscillators as the inputs to the clock dividers.

1 : AHB

Select the APB clock as the input to the clock dividers.

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.