\n

VMON_0

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0xFFC byte (0x0)
mem_usage : registers
protection : not protected

Registers

CONTROL


CONTROL

Module Control
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CONTROL CONTROL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VREGINSEN VREGINLI VDDRSTF VDDLI VDDHITHEN VDDLIEN VREGINLIEN VMONEN

VREGINSEN : VREGIN Supply Monitor Enable.
bits : 0 - 0 (1 bit)

Enumeration:

0 : DISABLED

Disable the VREGIN supply monitor.

1 : ENABLED

Enable the VREGIN supply monitor.

End of enumeration elements list.

VREGINLI : VREGIN Low Interrupt Flag.
bits : 1 - 1 (1 bit)
access : read-only

Enumeration:

0 : VREGIN_IS_LOW

VREGIN is not above the interrupt threshold.

1 : VREGIN_IS_OK

VREGIN is above the interrupt threshold.

End of enumeration elements list.

VDDRSTF : VDD Reset Threshold Status Flag.
bits : 2 - 2 (1 bit)
access : read-only

Enumeration:

0 : VDD_IS_BELOW_RESET

The VDD voltage is below the VDD reset threshold.

1 : VDD_IS_ABOVE_RESET

The VDD voltage is above the VDD reset threshold.

End of enumeration elements list.

VDDLI : VDD Low Interrupt Flag.
bits : 3 - 3 (1 bit)
access : read-only

Enumeration:

0 : VDD_IS_LOW

The VDD voltage is below the early warning threshold.

1 : VDD_IS_OK

The VDD voltage is above the early warning threshold.

End of enumeration elements list.

VDDHITHEN : VDD High Threshold Enable.
bits : 4 - 4 (1 bit)

Enumeration:

0 : DISABLED

Use the standard VDD thresholds.

1 : ENABLED

Use the high VDD thresholds.

End of enumeration elements list.

VDDLIEN : VDD Low Interrupt Enable.
bits : 6 - 6 (1 bit)

Enumeration:

0 : DISABLED

Disable the VDD low interrupt.

1 : ENABLED

Enable the VDD low interrupt.

End of enumeration elements list.

VREGINLIEN : VREGIN Low Interrupt Enable.
bits : 7 - 7 (1 bit)

Enumeration:

0 : DISABLED

Disable the VREGIN low interrupt.

1 : ENABLED

Enable the VREGIN low interrupt.

End of enumeration elements list.

VMONEN : VDD Supply Monitor Enable.
bits : 31 - 31 (1 bit)

Enumeration:

0 : DISABLED

Disable the VDD supply monitor.

1 : ENABLED

Enable the VDD supply monitor.

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.