\n

CRG

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x70 byte (0x0)
mem_usage : registers
protection : not protected

Registers

SCM_CTL

BSC_PSR

APBC0_PSR

APBC1_PSR

APBC2_PSR

SWC_PSR

TTC_PSR

CSW_TMR

PSW_TMR

PLL_CTL1

PLL_CTL2

SCM_STR

CSV_CTL

CSV_STR

FCSWH_CTL

FCSWL_CTL

FCSWD_CTL

DBWDT_CTL

INT_ENR

INT_STR

INT_CLR

STB_CTL

RST_STR


SCM_CTL

register SCM_CTL
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SCM_CTL SCM_CTL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 MOSCE SOSCE PLLE RCS

MOSCE : bitfield MOSCE
bits : 1 - 0 (0 bit)
access : read-write

SOSCE : bitfield SOSCE
bits : 3 - 2 (0 bit)
access : read-write

PLLE : bitfield PLLE
bits : 4 - 3 (0 bit)
access : read-write

RCS : bitfield RCS
bits : 5 - 6 (2 bit)
access : read-write


BSC_PSR

register BSC_PSR
address_offset : 0x10 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BSC_PSR BSC_PSR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 BSR

BSR : bitfield BSR
bits : 0 - 1 (2 bit)
access : read-write


APBC0_PSR

register APBC0_PSR
address_offset : 0x14 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

APBC0_PSR APBC0_PSR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 APBC0

APBC0 : bitfield APBC0
bits : 0 - 0 (1 bit)
access : read-write


APBC1_PSR

register APBC1_PSR
address_offset : 0x18 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

APBC1_PSR APBC1_PSR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 APBC1 APBC1RST APBC1EN

APBC1 : bitfield APBC1
bits : 0 - 0 (1 bit)
access : read-write

APBC1RST : bitfield APBC1RST
bits : 4 - 3 (0 bit)
access : read-write

APBC1EN : bitfield APBC1EN
bits : 7 - 6 (0 bit)
access : read-write


APBC2_PSR

register APBC2_PSR
address_offset : 0x1C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

APBC2_PSR APBC2_PSR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 APBC2 APBC2RST APBC2EN

APBC2 : bitfield APBC2
bits : 0 - 0 (1 bit)
access : read-write

APBC2RST : bitfield APBC2RST
bits : 4 - 3 (0 bit)
access : read-write

APBC2EN : bitfield APBC2EN
bits : 7 - 6 (0 bit)
access : read-write


SWC_PSR

register SWC_PSR
address_offset : 0x20 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SWC_PSR SWC_PSR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 SWDS TESTB

SWDS : bitfield SWDS
bits : 0 - 0 (1 bit)
access : read-write

TESTB : bitfield TESTB
bits : 7 - 6 (0 bit)
access : read-write


TTC_PSR

register TTC_PSR
address_offset : 0x28 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TTC_PSR TTC_PSR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 TTC

TTC : bitfield TTC
bits : 0 - 0 (1 bit)
access : read-write


CSW_TMR

register CSW_TMR
address_offset : 0x30 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CSW_TMR CSW_TMR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 MOWT SOWT

MOWT : bitfield MOWT
bits : 0 - 2 (3 bit)
access : read-write

SOWT : bitfield SOWT
bits : 4 - 6 (3 bit)
access : read-write


PSW_TMR

register PSW_TMR
address_offset : 0x34 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PSW_TMR PSW_TMR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 POWT PINC

POWT : bitfield POWT
bits : 0 - 1 (2 bit)
access : read-write

PINC : bitfield PINC
bits : 4 - 3 (0 bit)
access : read-write


PLL_CTL1

register PLL_CTL1
address_offset : 0x38 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PLL_CTL1 PLL_CTL1 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 PLLM PLLK

PLLM : bitfield PLLM
bits : 0 - 2 (3 bit)
access : read-write

PLLK : bitfield PLLK
bits : 4 - 6 (3 bit)
access : read-write


PLL_CTL2

register PLL_CTL2
address_offset : 0x3C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PLL_CTL2 PLL_CTL2 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 PLLN

PLLN : bitfield PLLN
bits : 0 - 4 (5 bit)
access : read-write


SCM_STR

register SCM_STR
address_offset : 0x4 Bytes (0x0)
size : 8 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

SCM_STR SCM_STR read-only 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 MORDY SORDY PLRDY RCM

MORDY : bitfield MORDY
bits : 1 - 0 (0 bit)
access : read-only

SORDY : bitfield SORDY
bits : 3 - 2 (0 bit)
access : read-only

PLRDY : bitfield PLRDY
bits : 4 - 3 (0 bit)
access : read-only

RCM : bitfield RCM
bits : 5 - 6 (2 bit)
access : read-only


CSV_CTL

register CSV_CTL
address_offset : 0x40 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CSV_CTL CSV_CTL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MCSVE SCSVE FCSDE FCSRE FCD

MCSVE : bitfield MCSVE
bits : 0 - -1 (0 bit)
access : read-write

SCSVE : bitfield SCSVE
bits : 1 - 0 (0 bit)
access : read-write

FCSDE : bitfield FCSDE
bits : 8 - 7 (0 bit)
access : read-write

FCSRE : bitfield FCSRE
bits : 9 - 8 (0 bit)
access : read-write

FCD : bitfield FCD
bits : 12 - 13 (2 bit)
access : read-write


CSV_STR

register CSV_STR
address_offset : 0x44 Bytes (0x0)
size : 8 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CSV_STR CSV_STR read-only 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 MCMF SCMF

MCMF : bitfield MCMF
bits : 0 - -1 (0 bit)
access : read-only

SCMF : bitfield SCMF
bits : 1 - 0 (0 bit)
access : read-only


FCSWH_CTL

register FCSWH_CTL
address_offset : 0x48 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FCSWH_CTL FCSWH_CTL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FWH

FWH : bitfield FWH
bits : 0 - 14 (15 bit)
access : read-write


FCSWL_CTL

register FCSWL_CTL
address_offset : 0x4C Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FCSWL_CTL FCSWL_CTL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FWL

FWL : bitfield FWL
bits : 0 - 14 (15 bit)
access : read-write


FCSWD_CTL

register FCSWD_CTL
address_offset : 0x50 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

FCSWD_CTL FCSWD_CTL read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FWD

FWD : bitfield FWD
bits : 0 - 14 (15 bit)
access : read-only


DBWDT_CTL

register DBWDT_CTL
address_offset : 0x54 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DBWDT_CTL DBWDT_CTL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DPSWBE DPHWBE

DPSWBE : bitfield DPSWBE
bits : 5 - 4 (0 bit)
access : read-write

DPHWBE : bitfield DPHWBE
bits : 7 - 6 (0 bit)
access : read-write


INT_ENR

register INT_ENR
address_offset : 0x60 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INT_ENR INT_ENR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 MCSE SCSE PCSE FCSE

MCSE : bitfield MCSE
bits : 0 - -1 (0 bit)
access : read-write

SCSE : bitfield SCSE
bits : 1 - 0 (0 bit)
access : read-write

PCSE : bitfield PCSE
bits : 2 - 1 (0 bit)
access : read-write

FCSE : bitfield FCSE
bits : 5 - 4 (0 bit)
access : read-write


INT_STR

register INT_STR
address_offset : 0x64 Bytes (0x0)
size : 8 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

INT_STR INT_STR read-only 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 MCSI SCSI PCSI FCSI

MCSI : bitfield MCSI
bits : 0 - -1 (0 bit)
access : read-only

SCSI : bitfield SCSI
bits : 1 - 0 (0 bit)
access : read-only

PCSI : bitfield PCSI
bits : 2 - 1 (0 bit)
access : read-only

FCSI : bitfield FCSI
bits : 5 - 4 (0 bit)
access : read-only


INT_CLR

register INT_CLR
address_offset : 0x68 Bytes (0x0)
size : 8 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

INT_CLR INT_CLR write-only 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 MCSC SCSC PCSC FCSC

MCSC : bitfield MCSC
bits : 0 - -1 (0 bit)
access : write-only

SCSC : bitfield SCSC
bits : 1 - 0 (0 bit)
access : write-only

PCSC : bitfield PCSC
bits : 2 - 1 (0 bit)
access : write-only

FCSC : bitfield FCSC
bits : 5 - 4 (0 bit)
access : write-only


STB_CTL

register STB_CTL
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

STB_CTL STB_CTL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STM DSTM SPL KEY

STM : bitfield STM
bits : 0 - 0 (1 bit)
access : read-write

DSTM : bitfield DSTM
bits : 2 - 1 (0 bit)
access : read-write

SPL : bitfield SPL
bits : 4 - 3 (0 bit)
access : read-write

KEY : bitfield KEY
bits : 16 - 30 (15 bit)
access : read-write


RST_STR

register RST_STR
address_offset : 0xC Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

RST_STR RST_STR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PONR INITX SWDT HWDT CSVR FCSR SRST

PONR : bitfield PONR
bits : 0 - -1 (0 bit)
access : read-only

INITX : bitfield INITX
bits : 1 - 0 (0 bit)
access : read-only

SWDT : bitfield SWDT
bits : 4 - 3 (0 bit)
access : read-only

HWDT : bitfield HWDT
bits : 5 - 4 (0 bit)
access : read-only

CSVR : bitfield CSVR
bits : 6 - 5 (0 bit)
access : read-only

FCSR : bitfield FCSR
bits : 7 - 6 (0 bit)
access : read-only

SRST : bitfield SRST
bits : 8 - 7 (0 bit)
access : read-only



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.