\n

MFT0

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x4000 byte (0x0)
mem_usage : registers
protection : not protected

Registers

OCU_OCCP0

OCU_OCCP1

OCU_OCCP2

OCU_OCCP3

OCU_OCCP4

OCU_OCCP5

OCU_OCSA10

OCU_OCSB10

OCU_OCSD10

OCU_OCSA32

OCU_OCSB32

OCU_OCSD32

OCU_OCSA54

OCU_OCSB54

OCU_OCSD54

OCU_OCSC

OCU_OCSE0

OCU_OCSE1

OCU_OCSE2

OCU_OCSE3

OCU_OCSE4

OCU_OCSE5

FRT_TCCP0

FRT_TCDT0

FRT_TCSA0

FRT_TCSC0

FRT_TCCP1

FRT_TCDT1

FRT_TCSA1

FRT_TCSC1

FRT_TCCP2

FRT_TCDT2

FRT_TCSA2

FRT_TCSC2

FRT_TCAL

OCU_OCFS10

OCU_OCFS32

OCU_OCFS54

ICU_ICFS10

ICU_ICFS32

ADCMP_ACFS10

ADCMP_ACFS32

ADCMP_ACFS54

ICU_ICCP0

ICU_ICCP1

ICU_ICCP2

ICU_ICCP3

ICU_ICSA10

ICU_ICSB10

ICU_ICSA32

ICU_ICSB32

WFG_WFTF10

WFG_WFTA10

WFG_WFTB10

WFG_WFTF32

WFG_WFTA32

WFG_WFTB32

WFG_WFTF54

WFG_WFTA54

WFG_WFTB54

WFG_WFSA10

WFG_WFSA32

WFG_WFSA54

WFG_WFIR

WFG_NZCL

ADCMP_ACMP0

ADCMP_ACMP1

ADCMP_ACMP2

ADCMP_ACMP3

ADCMP_ACMP4

ADCMP_ACMP5

ADCMP_ACSA

ADCMP_ACSC0

ADCMP_ACSD0

ADCMP_ACSC1

ADCMP_ACSD1

ADCMP_ACSC2

ADCMP_ACSD2

ADCMP_ACSC3

ADCMP_ACSD3

ADCMP_ACSC4

ADCMP_ACSD4

ADCMP_ACSC5

ADCMP_ACSD5


OCU_OCCP0

register OCU_OCCP0
address_offset : 0x102 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCCP0 OCU_OCCP0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

OCU_OCCP1

register OCU_OCCP1
address_offset : 0x106 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCCP1 OCU_OCCP1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

OCU_OCCP2

register OCU_OCCP2
address_offset : 0x10A Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCCP2 OCU_OCCP2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

OCU_OCCP3

register OCU_OCCP3
address_offset : 0x10E Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCCP3 OCU_OCCP3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

OCU_OCCP4

register OCU_OCCP4
address_offset : 0x112 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCCP4 OCU_OCCP4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

OCU_OCCP5

register OCU_OCCP5
address_offset : 0x116 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCCP5 OCU_OCCP5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

OCU_OCSA10

register OCU_OCSA10
address_offset : 0x118 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCSA10 OCU_OCSA10 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 CST0 CST1 IOE0 IOE1 IOP0 IOP1

CST0 : bitfield CST0
bits : 0 - -1 (0 bit)
access : read-write

CST1 : bitfield CST1
bits : 1 - 0 (0 bit)
access : read-write

IOE0 : bitfield IOE0
bits : 4 - 3 (0 bit)
access : read-write

IOE1 : bitfield IOE1
bits : 5 - 4 (0 bit)
access : read-write

IOP0 : bitfield IOP0
bits : 6 - 5 (0 bit)
access : read-write

IOP1 : bitfield IOP1
bits : 7 - 6 (0 bit)
access : read-write


OCU_OCSB10

register OCU_OCSB10
address_offset : 0x119 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCSB10 OCU_OCSB10 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 OTD0 OTD1 CMOD FM4

OTD0 : bitfield OTD0
bits : 0 - -1 (0 bit)
access : read-write

OTD1 : bitfield OTD1
bits : 1 - 0 (0 bit)
access : read-write

CMOD : bitfield CMOD
bits : 4 - 3 (0 bit)
access : read-write

FM4 : bitfield FM4
bits : 7 - 6 (0 bit)
access : read-write


OCU_OCSD10

register OCU_OCSD10
address_offset : 0x11A Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCSD10 OCU_OCSD10 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 OCCP0BUFE OCCP1BUFE OCSE0BUFE OCSE1BUFE

OCCP0BUFE : bitfield OCCP0BUFE
bits : 0 - 0 (1 bit)
access : read-write

OCCP1BUFE : bitfield OCCP1BUFE
bits : 2 - 2 (1 bit)
access : read-write

OCSE0BUFE : bitfield OCSE0BUFE
bits : 4 - 4 (1 bit)
access : read-write

OCSE1BUFE : bitfield OCSE1BUFE
bits : 6 - 6 (1 bit)
access : read-write


OCU_OCSA32

register OCU_OCSA32
address_offset : 0x11C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCSA32 OCU_OCSA32 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

OCU_OCSB32

register OCU_OCSB32
address_offset : 0x11D Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCSB32 OCU_OCSB32 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

OCU_OCSD32

register OCU_OCSD32
address_offset : 0x11E Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCSD32 OCU_OCSD32 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

OCU_OCSA54

register OCU_OCSA54
address_offset : 0x120 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCSA54 OCU_OCSA54 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

OCU_OCSB54

register OCU_OCSB54
address_offset : 0x121 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCSB54 OCU_OCSB54 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

OCU_OCSD54

register OCU_OCSD54
address_offset : 0x122 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCSD54 OCU_OCSD54 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

OCU_OCSC

register OCU_OCSC
address_offset : 0x124 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCSC OCU_OCSC read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MOD0 MOD1 MOD2 MOD3 MOD4 MOD5

MOD0 : bitfield MOD0
bits : 8 - 7 (0 bit)
access : read-write

MOD1 : bitfield MOD1
bits : 9 - 8 (0 bit)
access : read-write

MOD2 : bitfield MOD2
bits : 10 - 9 (0 bit)
access : read-write

MOD3 : bitfield MOD3
bits : 11 - 10 (0 bit)
access : read-write

MOD4 : bitfield MOD4
bits : 12 - 11 (0 bit)
access : read-write

MOD5 : bitfield MOD5
bits : 13 - 12 (0 bit)
access : read-write


OCU_OCSE0

register OCU_OCSE0
address_offset : 0x128 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCSE0 OCU_OCSE0 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 OCSE

OCSE : bitfield OCSE
bits : 0 - 6 (7 bit)
access : read-write


OCU_OCSE1

register OCU_OCSE1
address_offset : 0x12C Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCSE1 OCU_OCSE1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OCSE

OCSE : bitfield OCSE
bits : 0 - 14 (15 bit)
access : read-write


OCU_OCSE2

register OCU_OCSE2
address_offset : 0x130 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCSE2 OCU_OCSE2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

OCU_OCSE3

register OCU_OCSE3
address_offset : 0x134 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCSE3 OCU_OCSE3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

OCU_OCSE4

register OCU_OCSE4
address_offset : 0x138 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCSE4 OCU_OCSE4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

OCU_OCSE5

register OCU_OCSE5
address_offset : 0x13C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCSE5 OCU_OCSE5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FRT_TCCP0

register FRT_TCCP0
address_offset : 0x142 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FRT_TCCP0 FRT_TCCP0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FRT_TCDT0

register FRT_TCDT0
address_offset : 0x146 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FRT_TCDT0 FRT_TCDT0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FRT_TCSA0

register FRT_TCSA0
address_offset : 0x148 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FRT_TCSA0 FRT_TCSA0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK SCLR MODE STOP BFE ICRE ICLR IRQZE IRQZF ECKE

CLK : bitfield CLK
bits : 0 - 2 (3 bit)
access : read-write

SCLR : bitfield SCLR
bits : 4 - 3 (0 bit)
access : write-only

MODE : bitfield MODE
bits : 5 - 4 (0 bit)
access : read-write

STOP : bitfield STOP
bits : 6 - 5 (0 bit)
access : read-write

BFE : bitfield BFE
bits : 7 - 6 (0 bit)
access : read-write

ICRE : bitfield ICRE
bits : 8 - 7 (0 bit)
access : read-write

ICLR : bitfield ICLR
bits : 9 - 8 (0 bit)
access : read-write

IRQZE : bitfield IRQZE
bits : 13 - 12 (0 bit)
access : read-write

IRQZF : bitfield IRQZF
bits : 14 - 13 (0 bit)
access : read-write

ECKE : bitfield ECKE
bits : 15 - 14 (0 bit)
access : read-write


FRT_TCSC0

register FRT_TCSC0
address_offset : 0x14B Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FRT_TCSC0 FRT_TCSC0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MSZI MSPI MSZC MSPC

MSZI : bitfield MSZI
bits : 0 - 2 (3 bit)
access : read-write

MSPI : bitfield MSPI
bits : 4 - 6 (3 bit)
access : read-write

MSZC : bitfield MSZC
bits : 8 - 10 (3 bit)
access : read-only

MSPC : bitfield MSPC
bits : 12 - 14 (3 bit)
access : read-only


FRT_TCCP1

register FRT_TCCP1
address_offset : 0x14E Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FRT_TCCP1 FRT_TCCP1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FRT_TCDT1

register FRT_TCDT1
address_offset : 0x152 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FRT_TCDT1 FRT_TCDT1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FRT_TCSA1

register FRT_TCSA1
address_offset : 0x154 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FRT_TCSA1 FRT_TCSA1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FRT_TCSC1

register FRT_TCSC1
address_offset : 0x156 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FRT_TCSC1 FRT_TCSC1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FRT_TCCP2

register FRT_TCCP2
address_offset : 0x15A Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FRT_TCCP2 FRT_TCCP2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FRT_TCDT2

register FRT_TCDT2
address_offset : 0x15E Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FRT_TCDT2 FRT_TCDT2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FRT_TCSA2

register FRT_TCSA2
address_offset : 0x160 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FRT_TCSA2 FRT_TCSA2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FRT_TCSC2

register FRT_TCSC2
address_offset : 0x162 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FRT_TCSC2 FRT_TCSC2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FRT_TCAL

register FRT_TCAL
address_offset : 0x164 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FRT_TCAL FRT_TCAL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STOP00 STOP01 STOP02 STOP10 STOP11 STOP12 STOP20 STOP21 STOP22 SCLR00 SCLR01 SCLR02 SCLR10 SCLR11 SCLR12 SCLR20 SCLR21 SCLR22

STOP00 : bitfield STOP00
bits : 0 - -1 (0 bit)
access : read-write

STOP01 : bitfield STOP01
bits : 1 - 0 (0 bit)
access : read-write

STOP02 : bitfield STOP02
bits : 2 - 1 (0 bit)
access : read-write

STOP10 : bitfield STOP10
bits : 3 - 2 (0 bit)
access : read-write

STOP11 : bitfield STOP11
bits : 4 - 3 (0 bit)
access : read-write

STOP12 : bitfield STOP12
bits : 5 - 4 (0 bit)
access : read-write

STOP20 : bitfield STOP20
bits : 6 - 5 (0 bit)
access : read-write

STOP21 : bitfield STOP21
bits : 7 - 6 (0 bit)
access : read-write

STOP22 : bitfield STOP22
bits : 8 - 7 (0 bit)
access : read-write

SCLR00 : bitfield SCLR00
bits : 16 - 15 (0 bit)
access : write-only

SCLR01 : bitfield SCLR01
bits : 17 - 16 (0 bit)
access : write-only

SCLR02 : bitfield SCLR02
bits : 18 - 17 (0 bit)
access : write-only

SCLR10 : bitfield SCLR10
bits : 19 - 18 (0 bit)
access : write-only

SCLR11 : bitfield SCLR11
bits : 20 - 19 (0 bit)
access : write-only

SCLR12 : bitfield SCLR12
bits : 21 - 20 (0 bit)
access : write-only

SCLR20 : bitfield SCLR20
bits : 22 - 21 (0 bit)
access : write-only

SCLR21 : bitfield SCLR21
bits : 23 - 22 (0 bit)
access : write-only

SCLR22 : bitfield SCLR22
bits : 24 - 23 (0 bit)
access : write-only


OCU_OCFS10

register OCU_OCFS10
address_offset : 0x168 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCFS10 OCU_OCFS10 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 FSO0 FSO1

FSO0 : bitfield FSO0
bits : 0 - 2 (3 bit)
access : read-write

FSO1 : bitfield FSO1
bits : 4 - 6 (3 bit)
access : read-write


OCU_OCFS32

register OCU_OCFS32
address_offset : 0x169 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCFS32 OCU_OCFS32 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

OCU_OCFS54

register OCU_OCFS54
address_offset : 0x16A Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OCU_OCFS54 OCU_OCFS54 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ICU_ICFS10

register ICU_ICFS10
address_offset : 0x16C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICU_ICFS10 ICU_ICFS10 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 FSI0 FSI1

FSI0 : bitfield FSI0
bits : 0 - 2 (3 bit)
access : read-write

FSI1 : bitfield FSI1
bits : 4 - 6 (3 bit)
access : read-write


ICU_ICFS32

register ICU_ICFS32
address_offset : 0x16D Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICU_ICFS32 ICU_ICFS32 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADCMP_ACFS10

register ADCMP_ACFS10
address_offset : 0x170 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACFS10 ADCMP_ACFS10 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 FSA0 FSA1

FSA0 : bitfield FSA0
bits : 0 - 2 (3 bit)
access : read-write

FSA1 : bitfield FSA1
bits : 4 - 6 (3 bit)
access : read-write


ADCMP_ACFS32

register ADCMP_ACFS32
address_offset : 0x171 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACFS32 ADCMP_ACFS32 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADCMP_ACFS54

register ADCMP_ACFS54
address_offset : 0x172 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACFS54 ADCMP_ACFS54 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ICU_ICCP0

register ICU_ICCP0
address_offset : 0x176 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

ICU_ICCP0 ICU_ICCP0 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ICU_ICCP1

register ICU_ICCP1
address_offset : 0x17A Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICU_ICCP1 ICU_ICCP1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ICU_ICCP2

register ICU_ICCP2
address_offset : 0x17E Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICU_ICCP2 ICU_ICCP2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ICU_ICCP3

register ICU_ICCP3
address_offset : 0x182 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICU_ICCP3 ICU_ICCP3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ICU_ICSA10

register ICU_ICSA10
address_offset : 0x184 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICU_ICSA10 ICU_ICSA10 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 EG0 EG1 ICE0 ICE1 ICP0 ICP1

EG0 : bitfield EG0
bits : 0 - 0 (1 bit)
access : read-write

EG1 : bitfield EG1
bits : 2 - 2 (1 bit)
access : read-write

ICE0 : bitfield ICE0
bits : 4 - 3 (0 bit)
access : read-write

ICE1 : bitfield ICE1
bits : 5 - 4 (0 bit)
access : read-write

ICP0 : bitfield ICP0
bits : 6 - 5 (0 bit)
access : read-write

ICP1 : bitfield ICP1
bits : 7 - 6 (0 bit)
access : read-write


ICU_ICSB10

register ICU_ICSB10
address_offset : 0x185 Bytes (0x0)
size : 8 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

ICU_ICSB10 ICU_ICSB10 read-only 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 IEI0 IEI1

IEI0 : bitfield IEI0
bits : 0 - -1 (0 bit)
access : read-only

IEI1 : bitfield IEI1
bits : 1 - 0 (0 bit)
access : read-only


ICU_ICSA32

register ICU_ICSA32
address_offset : 0x188 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICU_ICSA32 ICU_ICSA32 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ICU_ICSB32

register ICU_ICSB32
address_offset : 0x189 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICU_ICSB32 ICU_ICSB32 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

WFG_WFTF10

register WFG_WFTF10
address_offset : 0x18E Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WFG_WFTF10 WFG_WFTF10 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

WFG_WFTA10

register WFG_WFTA10
address_offset : 0x190 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WFG_WFTA10 WFG_WFTA10 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0

WFG_WFTB10

register WFG_WFTB10
address_offset : 0x192 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WFG_WFTB10 WFG_WFTB10 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0

WFG_WFTF32

register WFG_WFTF32
address_offset : 0x196 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WFG_WFTF32 WFG_WFTF32 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

WFG_WFTA32

register WFG_WFTA32
address_offset : 0x198 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WFG_WFTA32 WFG_WFTA32 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0

WFG_WFTB32

register WFG_WFTB32
address_offset : 0x19A Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WFG_WFTB32 WFG_WFTB32 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0

WFG_WFTF54

register WFG_WFTF54
address_offset : 0x19E Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WFG_WFTF54 WFG_WFTF54 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

WFG_WFTA54

register WFG_WFTA54
address_offset : 0x1A0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WFG_WFTA54 WFG_WFTA54 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0

WFG_WFTB54

register WFG_WFTB54
address_offset : 0x1A2 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WFG_WFTB54 WFG_WFTB54 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0

WFG_WFSA10

register WFG_WFSA10
address_offset : 0x1A4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WFG_WFSA10 WFG_WFSA10 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DCK TMD GTEN PSEL PGEN DMOD

DCK : bitfield DCK
bits : 0 - 1 (2 bit)
access : read-write

TMD : bitfield TMD
bits : 3 - 4 (2 bit)
access : read-write

GTEN : bitfield GTEN
bits : 6 - 6 (1 bit)
access : read-write

PSEL : bitfield PSEL
bits : 8 - 8 (1 bit)
access : read-write

PGEN : bitfield PGEN
bits : 10 - 10 (1 bit)
access : read-write

DMOD : bitfield DMOD
bits : 12 - 12 (1 bit)
access : read-write


WFG_WFSA32

register WFG_WFSA32
address_offset : 0x1A8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WFG_WFSA32 WFG_WFSA32 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

WFG_WFSA54

register WFG_WFSA54
address_offset : 0x1AC Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WFG_WFSA54 WFG_WFSA54 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

WFG_WFIR

register WFG_WFIR
address_offset : 0x1B0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WFG_WFIR WFG_WFIR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DTIFA DTICA DTIFB DTICB TMIF10 TMIC10 TMIE10 TMIS10 TMIF32 TMIC32 TMIE32 TMIS32 TMIF54 TMIC54 TMIE54 TMIS54

DTIFA : bitfield DTIFA
bits : 0 - -1 (0 bit)
access : read-only

DTICA : bitfield DTICA
bits : 1 - 0 (0 bit)
access : write-only

DTIFB : bitfield DTIFB
bits : 2 - 1 (0 bit)
access : read-only

DTICB : bitfield DTICB
bits : 3 - 2 (0 bit)
access : write-only

TMIF10 : bitfield TMIF10
bits : 4 - 3 (0 bit)
access : read-only

TMIC10 : bitfield TMIC10
bits : 5 - 4 (0 bit)
access : write-only

TMIE10 : bitfield TMIE10
bits : 6 - 5 (0 bit)
access : read-write

TMIS10 : bitfield TMIS10
bits : 7 - 6 (0 bit)
access : write-only

TMIF32 : bitfield TMIF32
bits : 8 - 7 (0 bit)
access : read-only

TMIC32 : bitfield TMIC32
bits : 9 - 8 (0 bit)
access : write-only

TMIE32 : bitfield TMIE32
bits : 10 - 9 (0 bit)
access : read-write

TMIS32 : bitfield TMIS32
bits : 11 - 10 (0 bit)
access : write-only

TMIF54 : bitfield TMIF54
bits : 12 - 11 (0 bit)
access : read-only

TMIC54 : bitfield TMIC54
bits : 13 - 12 (0 bit)
access : write-only

TMIE54 : bitfield TMIE54
bits : 14 - 13 (0 bit)
access : read-write

TMIS54 : bitfield TMIS54
bits : 15 - 14 (0 bit)
access : write-only


WFG_NZCL

register WFG_NZCL
address_offset : 0x1B4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WFG_NZCL WFG_NZCL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DTIEA NWS SDTI DTIEB DIMA DIMB WIM10 WIM32 WIM54

DTIEA : bitfield DTIEA
bits : 0 - -1 (0 bit)
access : read-write

NWS : bitfield NWS
bits : 1 - 2 (2 bit)
access : read-write

SDTI : bitfield SDTI
bits : 4 - 3 (0 bit)
access : write-only

DTIEB : bitfield DTIEB
bits : 5 - 4 (0 bit)
access : read-write

DIMA : bitfield DIMA
bits : 8 - 7 (0 bit)
access : read-write

DIMB : bitfield DIMB
bits : 9 - 8 (0 bit)
access : read-write

WIM10 : bitfield WIM10
bits : 12 - 11 (0 bit)
access : read-write

WIM32 : bitfield WIM32
bits : 13 - 12 (0 bit)
access : read-write

WIM54 : bitfield WIM54
bits : 14 - 13 (0 bit)
access : read-write


ADCMP_ACMP0

register ADCMP_ACMP0
address_offset : 0x1BA Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACMP0 ADCMP_ACMP0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ACMP

ACMP : bitfield ACMP
bits : 0 - 14 (15 bit)
access : read-write


ADCMP_ACMP1

register ADCMP_ACMP1
address_offset : 0x1BE Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACMP1 ADCMP_ACMP1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADCMP_ACMP2

register ADCMP_ACMP2
address_offset : 0x1C2 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACMP2 ADCMP_ACMP2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADCMP_ACMP3

register ADCMP_ACMP3
address_offset : 0x1C6 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACMP3 ADCMP_ACMP3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADCMP_ACMP4

register ADCMP_ACMP4
address_offset : 0x1CA Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACMP4 ADCMP_ACMP4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADCMP_ACMP5

register ADCMP_ACMP5
address_offset : 0x1CE Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACMP5 ADCMP_ACMP5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADCMP_ACSA

register ADCMP_ACSA
address_offset : 0x1D0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACSA ADCMP_ACSA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CE10 CE32 CE54 SEL10 SEL32 SEL54

CE10 : bitfield CE10
bits : 0 - 0 (1 bit)
access : read-write

CE32 : bitfield CE32
bits : 2 - 2 (1 bit)
access : read-write

CE54 : bitfield CE54
bits : 4 - 4 (1 bit)
access : read-write

SEL10 : bitfield SEL10
bits : 8 - 8 (1 bit)
access : read-write

SEL32 : bitfield SEL32
bits : 10 - 10 (1 bit)
access : read-write

SEL54 : bitfield SEL54
bits : 12 - 12 (1 bit)
access : read-write


ADCMP_ACSC0

register ADCMP_ACSC0
address_offset : 0x1D4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACSC0 ADCMP_ACSC0 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 BUFE ADSEL

BUFE : bitfield BUFE
bits : 0 - 0 (1 bit)
access : read-write

ADSEL : bitfield ADSEL
bits : 2 - 3 (2 bit)
access : read-write


ADCMP_ACSD0

register ADCMP_ACSD0
address_offset : 0x1D5 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACSD0 ADCMP_ACSD0 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 AMOD OCUS DE PE UE ZE

AMOD : bitfield AMOD
bits : 0 - -1 (0 bit)
access : read-write

OCUS : bitfield OCUS
bits : 1 - 0 (0 bit)
access : read-write

DE : bitfield DE
bits : 4 - 3 (0 bit)
access : read-write

PE : bitfield PE
bits : 5 - 4 (0 bit)
access : read-write

UE : bitfield UE
bits : 6 - 5 (0 bit)
access : read-write

ZE : bitfield ZE
bits : 7 - 6 (0 bit)
access : read-write


ADCMP_ACSC1

register ADCMP_ACSC1
address_offset : 0x1D8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACSC1 ADCMP_ACSC1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADCMP_ACSD1

register ADCMP_ACSD1
address_offset : 0x1D9 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACSD1 ADCMP_ACSD1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADCMP_ACSC2

register ADCMP_ACSC2
address_offset : 0x1DC Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACSC2 ADCMP_ACSC2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADCMP_ACSD2

register ADCMP_ACSD2
address_offset : 0x1DD Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACSD2 ADCMP_ACSD2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADCMP_ACSC3

register ADCMP_ACSC3
address_offset : 0x1E0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACSC3 ADCMP_ACSC3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADCMP_ACSD3

register ADCMP_ACSD3
address_offset : 0x1E1 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACSD3 ADCMP_ACSD3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADCMP_ACSC4

register ADCMP_ACSC4
address_offset : 0x1E4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACSC4 ADCMP_ACSC4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADCMP_ACSD4

register ADCMP_ACSD4
address_offset : 0x1E5 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACSD4 ADCMP_ACSD4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADCMP_ACSC5

register ADCMP_ACSC5
address_offset : 0x1E8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACSC5 ADCMP_ACSC5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADCMP_ACSD5

register ADCMP_ACSD5
address_offset : 0x1E9 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADCMP_ACSD5 ADCMP_ACSD5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0


Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.