\n

UDFS2

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x8 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0xC Bytes (0x0)
size : 0xA4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0xB0 Bytes (0x0)
size : 0x80 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0x130 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected

Registers

ADR

BRQ

INTNAK

INTNAKMSK

WVL

WIDX

WLGTH

INT

INTEP

INTEPMSK

INTRX0

EP0MSZ

EP0STS

EP0DSZ

EP0FIFO

FRM

EP1MSZ

EP1STS

EP1DSZ

EP1FIFO

EP2MSZ

EP2STS

EP2DSZ

EP2FIFO

EP3MSZ

EP3STS

EP3DSZ

EP3FIFO

EP4MSZ

EP4STS

EP4DSZ

EP4FIFO

EP5MSZ

EP5STS

EP5DSZ

EP5FIFO

EP6MSZ

EP6STS

EP6DSZ

EP6FIFO

EP7MSZ

EP7STS

EP7DSZ

EP7FIFO

CMD


ADR

UDC2 Address State
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADR ADR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DEV_ADR DEFAULT ADDRESSED CONFIGURED SUSPEND CUR_SPEED EP_BI_MODE STAGE_ERR

DEV_ADR : DEV_ADR
bits : 0 - 6 (7 bit)
access : read-write

DEFAULT : DEFAULT
bits : 8 - 8 (1 bit)
access : read-write

ADDRESSED : ADDRESSED
bits : 9 - 9 (1 bit)
access : read-write

CONFIGURED : CONFIGURED
bits : 10 - 10 (1 bit)
access : read-write

SUSPEND : SUSPEND
bits : 11 - 11 (1 bit)
access : read-only

CUR_SPEED : CUR_SPEED
bits : 12 - 13 (2 bit)
access : read-only

EP_BI_MODE : EP_BI_MODE
bits : 14 - 14 (1 bit)
access : read-write

STAGE_ERR : STAGE_ERR
bits : 15 - 15 (1 bit)
access : read-write


BRQ

UDC2 bRequest-bmRequest Type
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

BRQ BRQ read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RECIPIENT REQ_TYPE DIR REQUESET

RECIPIENT : RECIPIENT
bits : 0 - 4 (5 bit)
access : read-only

REQ_TYPE : REQ_TYPE
bits : 5 - 6 (2 bit)
access : read-only

DIR : DIR
bits : 7 - 7 (1 bit)
access : read-only

REQUESET : REQUESET
bits : 8 - 15 (8 bit)
access : read-only


INTNAK

UDC2 INT NAK
address_offset : 0x130 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INTNAK INTNAK read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 I_EP1 I_EP2 I_EP3 I_EP4 I_EP5 I_EP6 I_EP7

I_EP1 : I_EP1
bits : 1 - 1 (1 bit)
access : read-write

I_EP2 : I_EP2
bits : 2 - 2 (1 bit)
access : read-write

I_EP3 : I_EP3
bits : 3 - 3 (1 bit)
access : read-write

I_EP4 : I_EP4
bits : 4 - 4 (1 bit)
access : read-write

I_EP5 : I_EP5
bits : 5 - 5 (1 bit)
access : read-write

I_EP6 : I_EP6
bits : 6 - 6 (1 bit)
access : read-write

I_EP7 : I_EP7
bits : 7 - 7 (1 bit)
access : read-write


INTNAKMSK

UDC2 INT NAK MASK
address_offset : 0x134 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INTNAKMSK INTNAKMSK read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 M_EP1 M_EP2 M_EP3 M_EP4 M_EP5 M_EP6 M_EP7

M_EP1 : M_EP1
bits : 1 - 1 (1 bit)
access : read-write

M_EP2 : M_EP2
bits : 2 - 2 (1 bit)
access : read-write

M_EP3 : M_EP3
bits : 3 - 3 (1 bit)
access : read-write

M_EP4 : M_EP4
bits : 4 - 4 (1 bit)
access : read-write

M_EP5 : M_EP5
bits : 5 - 5 (1 bit)
access : read-write

M_EP6 : M_EP6
bits : 6 - 6 (1 bit)
access : read-write

M_EP7 : M_EP7
bits : 7 - 7 (1 bit)
access : read-write


WVL

UDC2 wValue
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

WVL WVL read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VALUE

VALUE : VALUE
bits : 0 - 15 (16 bit)
access : read-only


WIDX

UDC2 wIndex
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

WIDX WIDX read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 INDEX

INDEX : INDEX
bits : 0 - 15 (16 bit)
access : read-only


WLGTH

UDC2 wLength
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

WLGTH WLGTH read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LENGTH

LENGTH : LENGTH
bits : 0 - 15 (16 bit)
access : read-only


INT

UDC2 INT
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INT INT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 I_SETUP I_STATUS_NAK I_STATUS I_RX_DATA0 I_SOF I_EP0 I_EP I_NAK M_SETUP M_STATUS_NAK M_STATUS M_RX_DATA0 M_SOF M_EP0 M_EP M_NAK

I_SETUP : I_SETUP
bits : 0 - 0 (1 bit)
access : read-write

I_STATUS_NAK : I_STATUS_NAK
bits : 1 - 1 (1 bit)
access : read-write

I_STATUS : I_STATUS
bits : 2 - 2 (1 bit)
access : read-write

I_RX_DATA0 : I_RX_DATA0
bits : 3 - 3 (1 bit)
access : read-write

I_SOF : I_SOF
bits : 4 - 4 (1 bit)
access : read-write

I_EP0 : I_EP0
bits : 5 - 5 (1 bit)
access : read-write

I_EP : I_EP
bits : 6 - 6 (1 bit)
access : read-write

I_NAK : I_NAK
bits : 7 - 7 (1 bit)
access : read-write

M_SETUP : M_SETUP
bits : 8 - 8 (1 bit)
access : read-write

M_STATUS_NAK : M_STATUS_NAK
bits : 9 - 9 (1 bit)
access : read-write

M_STATUS : M_STATUS
bits : 10 - 10 (1 bit)
access : read-write

M_RX_DATA0 : M_RX_DATA0
bits : 11 - 11 (1 bit)
access : read-write

M_SOF : M_SOF
bits : 12 - 12 (1 bit)
access : read-write

M_EP0 : M_EP0
bits : 13 - 13 (1 bit)
access : read-write

M_EP : M_EP
bits : 14 - 14 (1 bit)
access : read-write

M_NAK : M_NAK
bits : 15 - 15 (1 bit)
access : read-write


INTEP

UDC2 INT_EP
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INTEP INTEP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 I_EP1 I_EP2 I_EP3 I_EP4 I_EP5 I_EP6 I_EP7

I_EP1 : I_EP1
bits : 1 - 1 (1 bit)
access : read-write

I_EP2 : I_EP2
bits : 2 - 2 (1 bit)
access : read-write

I_EP3 : I_EP3
bits : 3 - 3 (1 bit)
access : read-write

I_EP4 : I_EP4
bits : 4 - 4 (1 bit)
access : read-write

I_EP5 : I_EP5
bits : 5 - 5 (1 bit)
access : read-write

I_EP6 : I_EP6
bits : 6 - 6 (1 bit)
access : read-write

I_EP7 : I_EP7
bits : 7 - 7 (1 bit)
access : read-write


INTEPMSK

UDC2 INT_EP_MASK
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INTEPMSK INTEPMSK read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 M_EP0 M_EP1 M_EP2 M_EP3 M_EP4 M_EP5 M_EP6 M_EP7

M_EP0 : M_EP0
bits : 0 - 0 (1 bit)
access : read-write

M_EP1 : M_EP1
bits : 1 - 1 (1 bit)
access : read-write

M_EP2 : M_EP2
bits : 2 - 2 (1 bit)
access : read-write

M_EP3 : M_EP3
bits : 3 - 3 (1 bit)
access : read-write

M_EP4 : M_EP4
bits : 4 - 4 (1 bit)
access : read-write

M_EP5 : M_EP5
bits : 5 - 5 (1 bit)
access : read-write

M_EP6 : M_EP6
bits : 6 - 6 (1 bit)
access : read-write

M_EP7 : M_EP7
bits : 7 - 7 (1 bit)
access : read-write


INTRX0

UDC2 INT RX DATA0
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INTRX0 INTRX0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RX_D0_EP0 RX_D0_EP1 RX_D0_EP2 RX_D0_EP3 RX_D0_EP4 RX_D0_EP5 RX_D0_EP6 RX_D0_EP7

RX_D0_EP0 : RX_D0_EP0
bits : 0 - 0 (1 bit)
access : read-write

RX_D0_EP1 : RX_D0_EP1
bits : 1 - 1 (1 bit)
access : read-write

RX_D0_EP2 : RX_D0_EP2
bits : 2 - 2 (1 bit)
access : read-write

RX_D0_EP3 : RX_D0_EP3
bits : 3 - 3 (1 bit)
access : read-write

RX_D0_EP4 : RX_D0_EP4
bits : 4 - 4 (1 bit)
access : read-write

RX_D0_EP5 : RX_D0_EP5
bits : 5 - 5 (1 bit)
access : read-write

RX_D0_EP6 : RX_D0_EP6
bits : 6 - 6 (1 bit)
access : read-write

RX_D0_EP7 : RX_D0_EP7
bits : 7 - 7 (1 bit)
access : read-write


EP0MSZ

UDC2 EP0 Max Packet Size
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP0MSZ EP0MSZ read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MAX_PKT DSET TX0_DATA

MAX_PKT : MAX_PKT
bits : 0 - 6 (7 bit)
access : read-write

DSET : DSET
bits : 12 - 12 (1 bit)
access : read-only

TX0_DATA : TX0_DATA
bits : 15 - 15 (1 bit)
access : read-only


EP0STS

UDC2 EP0 Status
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

EP0STS EP0STS read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STATUS TOGGLE EP0_MASK

STATUS : STATUS
bits : 9 - 11 (3 bit)
access : read-only

TOGGLE : TOGGLE
bits : 12 - 13 (2 bit)
access : read-only

EP0_MASK : EP0_MASK
bits : 15 - 15 (1 bit)
access : read-only


EP0DSZ

UDC2 EP0 Data Size
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

EP0DSZ EP0DSZ read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SIZE

SIZE : SIZE
bits : 0 - 6 (7 bit)
access : read-only


EP0FIFO

UDC2 EP0 FIFO
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP0FIFO EP0FIFO read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DATA

DATA : DATA
bits : 0 - 15 (16 bit)
access : read-write


FRM

UDC2 Frame
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FRM FRM read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FRAME F_STATUS CREATE_SOF

FRAME : FRAME
bits : 0 - 10 (11 bit)
access : read-only

F_STATUS : F_STATUS
bits : 12 - 13 (2 bit)
access : read-only

CREATE_SOF : CREATE_SOF
bits : 15 - 15 (1 bit)
access : read-write


EP1MSZ

UDC2 EP1 Max Packet Size
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP1MSZ EP1MSZ read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MAX_PKT DSET TX0_DATA

MAX_PKT : MAX_PKT
bits : 0 - 10 (11 bit)
access : read-write

DSET : DSET
bits : 12 - 12 (1 bit)
access : read-only

TX0_DATA : TX0_DATA
bits : 15 - 15 (1 bit)
access : read-only


EP1STS

UDC2 EP1 Status
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP1STS EP1STS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 NUM_MF T_TYPE DIR DISABLE STATUS TOGGLE BUS_SEL PKT_MODE

NUM_MF : NUM_MF
bits : 0 - 1 (2 bit)
access : read-write

T_TYPE : T_TYPE
bits : 2 - 3 (2 bit)
access : read-write

DIR : DIR
bits : 7 - 7 (1 bit)
access : read-write

DISABLE : DISABLE
bits : 8 - 8 (1 bit)
access : read-only

STATUS : STATUS
bits : 9 - 11 (3 bit)
access : read-only

TOGGLE : TOGGLE
bits : 12 - 13 (2 bit)
access : read-only

BUS_SEL : BUS_SEL
bits : 14 - 14 (1 bit)
access : read-write

PKT_MODE : PKT_MODE
bits : 15 - 15 (1 bit)
access : read-write


EP1DSZ

UDC2 EP1 Data Size
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

EP1DSZ EP1DSZ read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SIZE

SIZE : SIZE
bits : 0 - 10 (11 bit)
access : read-only


EP1FIFO

UDC2 EP1 FIFO
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP1FIFO EP1FIFO read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DATA

DATA : DATA
bits : 0 - 15 (16 bit)
access : read-write


EP2MSZ

UDC2 EP2 Max Packet Size
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP2MSZ EP2MSZ read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MAX_PKT DSET TX0_DATA

MAX_PKT : MAX_PKT
bits : 0 - 10 (11 bit)
access : read-write

DSET : DSET
bits : 12 - 12 (1 bit)
access : read-only

TX0_DATA : TX0_DATA
bits : 15 - 15 (1 bit)
access : read-only


EP2STS

UDC2 EP2 Status
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP2STS EP2STS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 NUM_MF T_TYPE DIR DISABLE STATUS TOGGLE BUS_SEL PKT_MODE

NUM_MF : NUM_MF
bits : 0 - 1 (2 bit)
access : read-write

T_TYPE : T_TYPE
bits : 2 - 3 (2 bit)
access : read-write

DIR : DIR
bits : 7 - 7 (1 bit)
access : read-write

DISABLE : DISABLE
bits : 8 - 8 (1 bit)
access : read-only

STATUS : STATUS
bits : 9 - 11 (3 bit)
access : read-only

TOGGLE : TOGGLE
bits : 12 - 13 (2 bit)
access : read-only

BUS_SEL : BUS_SEL
bits : 14 - 14 (1 bit)
access : read-write

PKT_MODE : PKT_MODE
bits : 15 - 15 (1 bit)
access : read-write


EP2DSZ

UDC2 EP2 Data Size
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

EP2DSZ EP2DSZ read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SIZE

SIZE : SIZE
bits : 0 - 10 (11 bit)
access : read-only


EP2FIFO

UDC2 EP2 FIFO
address_offset : 0x5C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP2FIFO EP2FIFO read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DATA

DATA : DATA
bits : 0 - 15 (16 bit)
access : read-write


EP3MSZ

UDC2 EP3 Max Packet Size
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP3MSZ EP3MSZ read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MAX_PKT DSET TX0_DATA

MAX_PKT : MAX_PKT
bits : 0 - 10 (11 bit)
access : read-write

DSET : DSET
bits : 12 - 12 (1 bit)
access : read-only

TX0_DATA : TX0_DATA
bits : 15 - 15 (1 bit)
access : read-only


EP3STS

UDC2 EP3 Status
address_offset : 0x64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP3STS EP3STS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 NUM_MF T_TYPE DIR DISABLE STATUS TOGGLE BUS_SEL PKT_MODE

NUM_MF : NUM_MF
bits : 0 - 1 (2 bit)
access : read-write

T_TYPE : T_TYPE
bits : 2 - 3 (2 bit)
access : read-write

DIR : DIR
bits : 7 - 7 (1 bit)
access : read-write

DISABLE : DISABLE
bits : 8 - 8 (1 bit)
access : read-only

STATUS : STATUS
bits : 9 - 11 (3 bit)
access : read-only

TOGGLE : TOGGLE
bits : 12 - 13 (2 bit)
access : read-only

BUS_SEL : BUS_SEL
bits : 14 - 14 (1 bit)
access : read-write

PKT_MODE : PKT_MODE
bits : 15 - 15 (1 bit)
access : read-write


EP3DSZ

UDC2 EP3 Data Size
address_offset : 0x68 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

EP3DSZ EP3DSZ read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SIZE

SIZE : SIZE
bits : 0 - 10 (11 bit)
access : read-only


EP3FIFO

UDC2 EP3 FIFO
address_offset : 0x6C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP3FIFO EP3FIFO read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DATA

DATA : DATA
bits : 0 - 15 (16 bit)
access : read-write


EP4MSZ

UDC2 EP4 Max Packet Size
address_offset : 0x70 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP4MSZ EP4MSZ read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MAX_PKT DSET TX0_DATA

MAX_PKT : MAX_PKT
bits : 0 - 10 (11 bit)
access : read-write

DSET : DSET
bits : 12 - 12 (1 bit)
access : read-only

TX0_DATA : TX0_DATA
bits : 15 - 15 (1 bit)
access : read-only


EP4STS

UDC2 EP4 Status
address_offset : 0x74 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP4STS EP4STS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 NUM_MF T_TYPE DIR DISABLE STATUS TOGGLE BUS_SEL PKT_MODE

NUM_MF : NUM_MF
bits : 0 - 1 (2 bit)
access : read-write

T_TYPE : T_TYPE
bits : 2 - 3 (2 bit)
access : read-write

DIR : DIR
bits : 7 - 7 (1 bit)
access : read-write

DISABLE : DISABLE
bits : 8 - 8 (1 bit)
access : read-only

STATUS : STATUS
bits : 9 - 11 (3 bit)
access : read-only

TOGGLE : TOGGLE
bits : 12 - 13 (2 bit)
access : read-only

BUS_SEL : BUS_SEL
bits : 14 - 14 (1 bit)
access : read-write

PKT_MODE : PKT_MODE
bits : 15 - 15 (1 bit)
access : read-write


EP4DSZ

UDC2 EP4 Data Size
address_offset : 0x78 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

EP4DSZ EP4DSZ read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SIZE

SIZE : SIZE
bits : 0 - 10 (11 bit)
access : read-only


EP4FIFO

UDC2 EP4 FIFO
address_offset : 0x7C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP4FIFO EP4FIFO read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DATA

DATA : DATA
bits : 0 - 15 (16 bit)
access : read-write


EP5MSZ

UDC2 EP5 Max Packet Size
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP5MSZ EP5MSZ read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MAX_PKT DSET TX0_DATA

MAX_PKT : MAX_PKT
bits : 0 - 10 (11 bit)
access : read-write

DSET : DSET
bits : 12 - 12 (1 bit)
access : read-only

TX0_DATA : TX0_DATA
bits : 15 - 15 (1 bit)
access : read-only


EP5STS

UDC2 EP5 Status
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP5STS EP5STS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 NUM_MF T_TYPE DIR DISABLE STATUS TOGGLE BUS_SEL PKT_MODE

NUM_MF : NUM_MF
bits : 0 - 1 (2 bit)
access : read-write

T_TYPE : T_TYPE
bits : 2 - 3 (2 bit)
access : read-write

DIR : DIR
bits : 7 - 7 (1 bit)
access : read-write

DISABLE : DISABLE
bits : 8 - 8 (1 bit)
access : read-only

STATUS : STATUS
bits : 9 - 11 (3 bit)
access : read-only

TOGGLE : TOGGLE
bits : 12 - 13 (2 bit)
access : read-only

BUS_SEL : BUS_SEL
bits : 14 - 14 (1 bit)
access : read-write

PKT_MODE : PKT_MODE
bits : 15 - 15 (1 bit)
access : read-write


EP5DSZ

UDC2 EP5 Data Size
address_offset : 0x88 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

EP5DSZ EP5DSZ read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SIZE

SIZE : SIZE
bits : 0 - 10 (11 bit)
access : read-only


EP5FIFO

UDC2 EP5 FIFO
address_offset : 0x8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP5FIFO EP5FIFO read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DATA

DATA : DATA
bits : 0 - 15 (16 bit)
access : read-write


EP6MSZ

UDC2 EP6 Max Packet Size
address_offset : 0x90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP6MSZ EP6MSZ read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MAX_PKT DSET TX0_DATA

MAX_PKT : MAX_PKT
bits : 0 - 10 (11 bit)
access : read-write

DSET : DSET
bits : 12 - 12 (1 bit)
access : read-only

TX0_DATA : TX0_DATA
bits : 15 - 15 (1 bit)
access : read-only


EP6STS

UDC2 EP6 Status
address_offset : 0x94 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP6STS EP6STS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 NUM_MF T_TYPE DIR DISABLE STATUS TOGGLE BUS_SEL PKT_MODE

NUM_MF : NUM_MF
bits : 0 - 1 (2 bit)
access : read-write

T_TYPE : T_TYPE
bits : 2 - 3 (2 bit)
access : read-write

DIR : DIR
bits : 7 - 7 (1 bit)
access : read-write

DISABLE : DISABLE
bits : 8 - 8 (1 bit)
access : read-only

STATUS : STATUS
bits : 9 - 11 (3 bit)
access : read-only

TOGGLE : TOGGLE
bits : 12 - 13 (2 bit)
access : read-only

BUS_SEL : BUS_SEL
bits : 14 - 14 (1 bit)
access : read-write

PKT_MODE : PKT_MODE
bits : 15 - 15 (1 bit)
access : read-write


EP6DSZ

UDC2 EP6 Data Size
address_offset : 0x98 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

EP6DSZ EP6DSZ read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SIZE

SIZE : SIZE
bits : 0 - 10 (11 bit)
access : read-only


EP6FIFO

UDC2 EP6 FIFO
address_offset : 0x9C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP6FIFO EP6FIFO read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DATA

DATA : DATA
bits : 0 - 15 (16 bit)
access : read-write


EP7MSZ

UDC2 EP7 Max Packet Size
address_offset : 0xA0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP7MSZ EP7MSZ read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MAX_PKT DSET TX0_DATA

MAX_PKT : MAX_PKT
bits : 0 - 10 (11 bit)
access : read-write

DSET : DSET
bits : 12 - 12 (1 bit)
access : read-only

TX0_DATA : TX0_DATA
bits : 15 - 15 (1 bit)
access : read-only


EP7STS

UDC2 EP7 Status
address_offset : 0xA4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP7STS EP7STS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 NUM_MF T_TYPE DIR DISABLE STATUS TOGGLE BUS_SEL PKT_MODE

NUM_MF : NUM_MF
bits : 0 - 1 (2 bit)
access : read-write

T_TYPE : T_TYPE
bits : 2 - 3 (2 bit)
access : read-write

DIR : DIR
bits : 7 - 7 (1 bit)
access : read-write

DISABLE : DISABLE
bits : 8 - 8 (1 bit)
access : read-only

STATUS : STATUS
bits : 9 - 11 (3 bit)
access : read-only

TOGGLE : TOGGLE
bits : 12 - 13 (2 bit)
access : read-only

BUS_SEL : BUS_SEL
bits : 14 - 14 (1 bit)
access : read-write

PKT_MODE : PKT_MODE
bits : 15 - 15 (1 bit)
access : read-write


EP7DSZ

UDC2 EP7 Data Size
address_offset : 0xA8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

EP7DSZ EP7DSZ read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SIZE

SIZE : SIZE
bits : 0 - 10 (11 bit)
access : read-only


EP7FIFO

UDC2 EP7 FIFO
address_offset : 0xAC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EP7FIFO EP7FIFO read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DATA

DATA : DATA
bits : 0 - 15 (16 bit)
access : read-write


CMD

UDC2 Command
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CMD CMD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 COM EP RX_NULLPKT_EP INT_TOGGLE

COM : COM
bits : 0 - 3 (4 bit)
access : read-write

EP : EP
bits : 4 - 7 (4 bit)
access : read-write

RX_NULLPKT_EP : RX_NULLPKT_EP
bits : 8 - 11 (4 bit)
access : read-only

INT_TOGGLE : INT_TOGGLE
bits : 15 - 15 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.