\n
address_offset : 0x0 Bytes (0x0)
size : 0x58 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x80 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x58 Bytes (0x0)
size : 0x28 byte (0x0)
mem_usage : reserved
protection : not protected
USB Host Controller Revision Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
REV : REV
bits : 0 - 7 (8 bit)
access : read-only
USB Host Controller Interrupt Enable Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SO : SO
bits : 0 - 0 (1 bit)
access : read-write
WDH : WDH
bits : 1 - 1 (1 bit)
access : read-write
SF : SF
bits : 2 - 2 (1 bit)
access : read-write
RD : RD
bits : 3 - 3 (1 bit)
access : read-write
UE : UE
bits : 4 - 4 (1 bit)
access : read-write
FNO : FNO
bits : 5 - 5 (1 bit)
access : read-write
RHSC : RHSC
bits : 6 - 6 (1 bit)
access : read-write
OC : OC
bits : 30 - 30 (1 bit)
access : read-write
MIE : MIE
bits : 31 - 31 (1 bit)
access : read-write
USB Host Controller Interrupt Disable Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SO : SO
bits : 0 - 0 (1 bit)
access : read-write
WDH : WDH
bits : 1 - 1 (1 bit)
access : read-write
SF : SF
bits : 2 - 2 (1 bit)
access : read-write
RD : RD
bits : 3 - 3 (1 bit)
access : read-write
UE : UE
bits : 4 - 4 (1 bit)
access : read-write
FNO : FNO
bits : 5 - 5 (1 bit)
access : read-write
RHSC : RHSC
bits : 6 - 6 (1 bit)
access : read-write
OC : OC
bits : 30 - 30 (1 bit)
access : read-write
MIE : MIE
bits : 31 - 31 (1 bit)
access : read-write
USB Host Controller Communication Area Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HCCA : HCCA
bits : 8 - 31 (24 bit)
access : read-write
USB Host Controller Period Current ED Register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
PCED : PCED
bits : 4 - 31 (28 bit)
access : read-only
USB Host Controller Control Head ED Register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CHED : CHED
bits : 4 - 31 (28 bit)
access : read-write
USB Host Controller Control Current ED Register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CCED : CCED
bits : 4 - 31 (28 bit)
access : read-write
USB Host Controller Bulk Head ED Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BHED : BHED
bits : 4 - 31 (28 bit)
access : read-write
USB Host Controller Bulk Current ED Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BCED : BCED
bits : 4 - 31 (28 bit)
access : read-write
USB Host Controller Done Head Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DH : DH
bits : 4 - 31 (28 bit)
access : read-only
USB Host Controller Frame Interval Register
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FI : FI
bits : 0 - 13 (14 bit)
access : read-write
FSMPS : FSMPS
bits : 16 - 30 (15 bit)
access : read-write
FIT : FIT
bits : 31 - 31 (1 bit)
access : read-write
USB Host Controller Frame Remaining Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
FR : FR
bits : 0 - 13 (14 bit)
access : read-only
FRT : FRT
bits : 31 - 31 (1 bit)
access : read-only
USB Host Controller Frame Number Register
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
FN : FN
bits : 0 - 15 (16 bit)
access : read-only
USB Host Controller Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CBSR : CBSR
bits : 0 - 1 (2 bit)
access : read-write
PLE : PLE
bits : 2 - 2 (1 bit)
access : read-write
IE : IE
bits : 3 - 3 (1 bit)
access : read-write
CLE : CLE
bits : 4 - 4 (1 bit)
access : read-write
BLE : BLE
bits : 5 - 5 (1 bit)
access : read-write
HCFS : HCFS
bits : 6 - 7 (2 bit)
access : read-write
IR : IR
bits : 8 - 8 (1 bit)
access : read-write
RWC : RWC
bits : 9 - 9 (1 bit)
access : read-write
RWE : RWE
bits : 10 - 10 (1 bit)
access : read-write
USB Host Controller Period Start Register
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PS : PS
bits : 0 - 13 (14 bit)
access : read-write
USB Host Controller LS Threshold Register
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LST : LST
bits : 0 - 11 (12 bit)
access : read-write
USB Host Controller Root Hub Descriptor Register
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
NDP : NDP
bits : 0 - 7 (8 bit)
access : read-only
PSM : PSM
bits : 8 - 8 (1 bit)
access : read-write
NPS : NPS
bits : 9 - 9 (1 bit)
access : read-write
DT : DT
bits : 10 - 10 (1 bit)
access : read-only
OCPM : OCPM
bits : 11 - 11 (1 bit)
access : read-write
NOCP : NOCP
bits : 12 - 12 (1 bit)
access : read-write
POTPGT : POTPGT
bits : 24 - 31 (8 bit)
access : read-write
USB Host Controller Root Hub Descriptor Register
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DR : DR
bits : 0 - 15 (16 bit)
access : read-write
PPCM : PPCM
bits : 16 - 31 (16 bit)
access : read-write
USB Host Controller Root Hub Status Register
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LPS : LPS
bits : 0 - 0 (1 bit)
access : read-write
OCI : OCI
bits : 1 - 1 (1 bit)
access : read-only
DRWE : DRWE
bits : 15 - 15 (1 bit)
access : read-write
LPSC : LPSC
bits : 16 - 16 (1 bit)
access : read-write
OCIC : OCIC
bits : 17 - 17 (1 bit)
access : read-write
CRWE : CRWE
bits : 31 - 31 (1 bit)
access : write-only
USB Host Controller Root Hub Port Status Register
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CCS : CCS
bits : 0 - 0 (1 bit)
access : read-write
PES : PES
bits : 1 - 1 (1 bit)
access : read-write
PSS : PSS
bits : 2 - 2 (1 bit)
access : read-write
POCI : POCI
bits : 3 - 3 (1 bit)
access : read-write
PRS : PRS
bits : 4 - 4 (1 bit)
access : read-write
PPS : PPS
bits : 8 - 8 (1 bit)
access : read-write
LSDA : LSDA
bits : 9 - 9 (1 bit)
access : read-write
CSC : CSC
bits : 16 - 16 (1 bit)
access : read-write
PESC : PESC
bits : 17 - 17 (1 bit)
access : read-write
PSSC : PSSC
bits : 18 - 18 (1 bit)
access : read-write
OCIC : OCIC
bits : 19 - 19 (1 bit)
access : read-write
PRSC : PRSC
bits : 20 - 20 (1 bit)
access : read-write
USB Host Controller Command Status Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HCR : HCR
bits : 0 - 0 (1 bit)
access : read-write
CLF : CLF
bits : 1 - 1 (1 bit)
access : read-write
BLF : BLF
bits : 2 - 2 (1 bit)
access : read-write
OCR : OCR
bits : 3 - 3 (1 bit)
access : read-write
SOC : SOC
bits : 16 - 17 (2 bit)
access : read-only
USB Host Controller Clock and Transceiver Control Register
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OVCE : OVCE
bits : 29 - 29 (1 bit)
access : read-write
TRNS_SUSP : TRNS_SUSP
bits : 30 - 30 (1 bit)
access : read-write
USB Host Controller Interrupt Status Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SO : SO
bits : 0 - 0 (1 bit)
access : read-write
WDH : WDH
bits : 1 - 1 (1 bit)
access : read-write
SF : SF
bits : 2 - 2 (1 bit)
access : read-write
RD : RD
bits : 3 - 3 (1 bit)
access : read-write
UE : UE
bits : 4 - 4 (1 bit)
access : read-write
FNO : FNO
bits : 5 - 5 (1 bit)
access : read-write
RHSC : RHSC
bits : 6 - 6 (1 bit)
access : read-write
OC : OC
bits : 30 - 30 (1 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.