\n

GPIOA

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x40 byte (0x0)
mem_usage : registers
protection : not protected

Registers

OUT

PD

IN

PSEL

INTP

INTE

INTF

INTM

OUTEN

DS

PU


OUT

GPIO Port Output
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OUT OUT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3 P4 P5 P6 P7

P0 : Port output 0
bits : 0 - -1 (0 bit)

Enumeration:

0 : low

Set output low if GPIOn->OUTEN.P0 = 1

1 : high

Set output high if GPIOn->OUTEN.P0 = 1

End of enumeration elements list.

P1 : Port output 1
bits : 1 - 0 (0 bit)

Enumeration:

0 : low

Set output low if GPIOn->OUTEN.P1 = 1

1 : high

Set output high if GPIOn->OUTEN.P1 = 1

End of enumeration elements list.

P2 : Port output 2
bits : 2 - 1 (0 bit)

Enumeration:

0 : low

Set output low if GPIOn->OUTEN.P2 = 1

1 : high

Set output high if GPIOn->OUTEN.P2 = 1

End of enumeration elements list.

P3 : Port output 3
bits : 3 - 2 (0 bit)

Enumeration:

0 : low

Set output low if GPIOn->OUTEN.P3 = 1

1 : high

Set output high if GPIOn->OUTEN.P3 = 1

End of enumeration elements list.

P4 : Port output 4
bits : 4 - 3 (0 bit)

Enumeration:

0 : low

Set output low if GPIOn->OUTEN.P4 = 1

1 : high

Set output high if GPIOn->OUTEN.P4 = 1

End of enumeration elements list.

P5 : Port output 5
bits : 5 - 4 (0 bit)

Enumeration:

0 : low

Set output low if GPIOn->OUTEN.P5 = 1

1 : high

Set output high if GPIOn->OUTEN.P5 = 1

End of enumeration elements list.

P6 : Port output 6
bits : 6 - 5 (0 bit)

Enumeration:

0 : low

Set output low if GPIOn->OUTEN.P6 = 1

1 : high

Set output high if GPIOn->OUTEN.P6 = 1

End of enumeration elements list.

P7 : Port output 7
bits : 7 - 6 (0 bit)

Enumeration:

0 : low

Set output low if GPIOn->OUTEN.P7 = 1

1 : high

Set output high if GPIOn->OUTEN.P7 = 1

End of enumeration elements list.


PD

GPIO Port Weak Pull Down
address_offset : 0x10 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PD PD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3 P4 P5 P6 P7

P0 : Port0 weak pull-down select
bits : 0 - -1 (0 bit)

Enumeration:

0 : disabled

Weak pull-down disabled

1 : enabled

Weak pull-down to VSS enabled

End of enumeration elements list.

P1 : Port1 weak pull-down select
bits : 1 - 0 (0 bit)

Enumeration:

0 : disabled

Weak pull-down disabled

1 : enabled

Weak pull-down to VSS enabled

End of enumeration elements list.

P2 : Port2 weak pull-down select
bits : 2 - 1 (0 bit)

Enumeration:

0 : disabled

Weak pull-down disabled

1 : enabled

Weak pull-down to VSS enabled

End of enumeration elements list.

P3 : Port3 weak pull-down select
bits : 3 - 2 (0 bit)

Enumeration:

0 : disabled

Weak pull-down disabled

1 : enabled

Weak pull-down to VSS enabled

End of enumeration elements list.

P4 : Port4 weak pull-down select
bits : 4 - 3 (0 bit)

Enumeration:

0 : disabled

Weak pull-down disabled

1 : enabled

Weak pull-down to VSS enabled

End of enumeration elements list.

P5 : Port0 weak pull-down select
bits : 5 - 4 (0 bit)

Enumeration:

0 : disabled

Weak pull-down disabled

1 : enabled

Weak pull-down to VSS enabled

End of enumeration elements list.

P6 : Port6 weak pull-down select
bits : 6 - 5 (0 bit)

Enumeration:

0 : disabled

Weak pull-down disabled

1 : enabled

Weak pull-down to VSS enabled

End of enumeration elements list.

P7 : Port7 weak pull-down select
bits : 7 - 6 (0 bit)

Enumeration:

0 : disabled

Weak pull-down disabled

1 : enabled

Weak pull-down to VSS enabled

End of enumeration elements list.


IN

GPIO Port Input
address_offset : 0x14 Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0

IN IN read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3 P4 P5 P6 P7

P0 : Port0 input state
bits : 0 - -1 (0 bit)

Enumeration:

0 : low

Logic low

1 : high

Logic high

End of enumeration elements list.

P1 : Port1 input state
bits : 1 - 0 (0 bit)

Enumeration:

0 : low

Logic low

1 : high

Logic high

End of enumeration elements list.

P2 : Port2 input state
bits : 2 - 1 (0 bit)

Enumeration:

0 : low

Logic low

1 : high

Logic high

End of enumeration elements list.

P3 : Port3 input state
bits : 3 - 2 (0 bit)

Enumeration:

0 : low

Logic low

1 : high

Logic high

End of enumeration elements list.

P4 : Port4 input state
bits : 4 - 3 (0 bit)

Enumeration:

0 : low

Logic low

1 : high

Logic high

End of enumeration elements list.

P5 : Port5 input state
bits : 5 - 4 (0 bit)

Enumeration:

0 : low

Logic low

1 : high

Logic high

End of enumeration elements list.

P6 : Port6 input state
bits : 6 - 5 (0 bit)

Enumeration:

0 : low

Logic low

1 : high

Logic high

End of enumeration elements list.

P7 : Port7 input state
bits : 7 - 6 (0 bit)

Enumeration:

0 : low

Logic low

1 : high

Logic high

End of enumeration elements list.


PSEL

GPIO Peripheral Select
address_offset : 0x1C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PSEL PSEL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3 P4 P5 P6 P7

P0 : Port0 peripheral select
bits : 0 - 0 (1 bit)

Enumeration:

0 : IO

Port in I/O mode

1 : Peripheral 1

Peripheral Configuration 1

2 : Peripheral 2

Peripheral Configuration 2

3 : Peripheral 3

Peripheral Configuration 3

End of enumeration elements list.

P1 : Port1 peripheral select
bits : 2 - 2 (1 bit)

Enumeration:

0 : IO

Port in I/O mode

1 : Peripheral 1

Peripheral Configuration 1

2 : Peripheral 2

Peripheral Configuration 2

3 : Peripheral 3

Peripheral Configuration 3

End of enumeration elements list.

P2 : Port2 peripheral select
bits : 4 - 4 (1 bit)

Enumeration:

0 : IO

Port in I/O mode

1 : Peripheral 1

Peripheral Configuration 1

2 : Peripheral 2

Peripheral Configuration 2

3 : Peripheral 3

Peripheral Configuration 3

End of enumeration elements list.

P3 : Port3 peripheral select
bits : 6 - 6 (1 bit)

Enumeration:

0 : IO

Port in I/O mode

1 : Peripheral 1

Peripheral Configuration 1

2 : Peripheral 2

Peripheral Configuration 2

3 : Peripheral 3

Peripheral Configuration 3

End of enumeration elements list.

P4 : Port4 peripheral select
bits : 8 - 8 (1 bit)

Enumeration:

0 : IO

Port in I/O mode

1 : Peripheral 1

Peripheral Configuration 1

2 : Peripheral 2

Peripheral Configuration 2

3 : Peripheral 3

Peripheral Configuration 3

End of enumeration elements list.

P5 : Port5 peripheral select
bits : 10 - 10 (1 bit)

Enumeration:

0 : IO

Port in I/O mode

1 : Peripheral 1

Peripheral Configuration 1

2 : Peripheral 2

Peripheral Configuration 2

3 : Peripheral 3

Peripheral Configuration 3

End of enumeration elements list.

P6 : Port6 peripheral select
bits : 12 - 12 (1 bit)

Enumeration:

0 : IO

Port in I/O mode

1 : Peripheral 1

Peripheral Configuration 1

2 : Peripheral 2

Peripheral Configuration 2

3 : Peripheral 3

Peripheral Configuration 3

End of enumeration elements list.

P7 : Port7 peripheral select
bits : 14 - 14 (1 bit)

Enumeration:

0 : IO

Port in I/O mode

1 : Peripheral 1

Peripheral Configuration 1

2 : Peripheral 2

Peripheral Configuration 2

3 : Peripheral 3

Peripheral Configuration 3

End of enumeration elements list.


INTP

GPIO Port Interrupt Polarity
address_offset : 0x20 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INTP INTP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3 P4 P5 P6 P7

P0 : Port0 Interrupt Polarity
bits : 0 - -1 (0 bit)

Enumeration:

0 : falling

Falling edge, high to low transition

1 : rising

Rising edge, low to high transition

End of enumeration elements list.

P1 : Port1 Interrupt Polarity
bits : 1 - 0 (0 bit)

Enumeration:

0 : falling

Falling edge, high to low transition

1 : rising

Rising edge, low to high transition

End of enumeration elements list.

P2 : Port2 Interrupt Polarity
bits : 2 - 1 (0 bit)

Enumeration:

0 : falling

Falling edge, high to low transition

1 : rising

Rising edge, low to high transition

End of enumeration elements list.

P3 : Port3 Interrupt Polarity
bits : 3 - 2 (0 bit)

Enumeration:

0 : falling

Falling edge, high to low transition

1 : rising

Rising edge, low to high transition

End of enumeration elements list.

P4 : Port4 Interrupt Polarity
bits : 4 - 3 (0 bit)

Enumeration:

0 : falling

Falling edge, high to low transition

1 : rising

Rising edge, low to high transition

End of enumeration elements list.

P5 : Port5 Interrupt Polarity
bits : 5 - 4 (0 bit)

Enumeration:

0 : falling

Falling edge, high to low transition

1 : rising

Rising edge, low to high transition

End of enumeration elements list.

P6 : Port6 Interrupt Polarity
bits : 6 - 5 (0 bit)

Enumeration:

0 : falling

Falling edge, high to low transition

1 : rising

Rising edge, low to high transition

End of enumeration elements list.

P7 : Port7 Interrupt Polarity
bits : 7 - 6 (0 bit)

Enumeration:

0 : falling

Falling edge, high to low transition

1 : rising

Rising edge, low to high transition

End of enumeration elements list.


INTE

GPIO Port Interrupt Enable
address_offset : 0x24 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INTE INTE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3 P4 P5 P6 P7

P0 : Port0 Interrupt Enable
bits : 0 - -1 (0 bit)

Enumeration:

0 : disable

Disable interrupt

1 : enable

Enable interrupt

End of enumeration elements list.

P1 : Port1 Interrupt Enable
bits : 1 - 0 (0 bit)

Enumeration:

0 : disable

Disable interrupt

1 : enable

Enable interrupt

End of enumeration elements list.

P2 : Port2 Interrupt Enable
bits : 2 - 1 (0 bit)

Enumeration:

0 : disable

Disable interrupt

1 : enable

Enable interrupt

End of enumeration elements list.

P3 : Port3 Interrupt Enable
bits : 3 - 2 (0 bit)

Enumeration:

0 : disable

Disable interrupt

1 : enable

Enable interrupt

End of enumeration elements list.

P4 : Port4 Interrupt Enable
bits : 4 - 3 (0 bit)

Enumeration:

0 : disable

Disable interrupt

1 : enable

Enable interrupt

End of enumeration elements list.

P5 : Port5 Interrupt Enable
bits : 5 - 4 (0 bit)

Enumeration:

0 : disable

Disable interrupt

1 : enable

Enable interrupt

End of enumeration elements list.

P6 : Port6 Interrupt Enable
bits : 6 - 5 (0 bit)

Enumeration:

0 : disable

Disable interrupt

1 : enable

Enable interrupt

End of enumeration elements list.

P7 : Port7 Interrupt Enable
bits : 7 - 6 (0 bit)

Enumeration:

0 : disable

Disable interrupt

1 : enable

Enable interrupt

End of enumeration elements list.


INTF

GPIO Port Interrupt Flag
address_offset : 0x28 Bytes (0x0)
size : -1 bit
access : read-writeOnce
reset_value : 0x0
reset_Mask : 0x0

INTF INTF read-writeOnce 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3 P4 P5 P6 P7

P0 : Port0 Interrupt
bits : 0 - -1 (0 bit)

Enumeration:

0 : none

No interrupt pending

1 : interrupt

Interrupt pending

End of enumeration elements list.

P1 : Port1 Interrupt
bits : 1 - 0 (0 bit)

Enumeration:

0 : none

No interrupt pending

1 : interrupt

Interrupt pending

End of enumeration elements list.

P2 : Port2 Interrupt
bits : 2 - 1 (0 bit)

Enumeration:

0 : none

No interrupt pending

1 : interrupt

Interrupt pending

End of enumeration elements list.

P3 : Port3 Interrupt
bits : 3 - 2 (0 bit)

Enumeration:

0 : none

No interrupt pending

1 : interrupt

Interrupt pending

End of enumeration elements list.

P4 : Port4 Interrupt
bits : 4 - 3 (0 bit)

Enumeration:

0 : none

No interrupt pending

1 : interrupt

Interrupt pending

End of enumeration elements list.

P5 : Port5 Interrupt
bits : 5 - 4 (0 bit)

Enumeration:

0 : none

No interrupt pending

1 : interrupt

Interrupt pending

End of enumeration elements list.

P6 : Port6 Interrupt
bits : 6 - 5 (0 bit)

Enumeration:

0 : none

No interrupt pending

1 : interrupt

Interrupt pending

End of enumeration elements list.

P7 : Port7 Interrupt
bits : 7 - 6 (0 bit)

Enumeration:

0 : none

No interrupt pending

1 : interrupt

Interrupt pending

End of enumeration elements list.


INTM

GPIO Port Interrupt Mask
address_offset : 0x2C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INTM INTM read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3 P4 P5 P6 P7

P0 : Port0 Interrupt Mask
bits : 0 - -1 (0 bit)

Enumeration:

0 : disabled

Disable interrupt mask

1 : enabled

Enable interrupt mask

End of enumeration elements list.

P1 : Port1 Interrupt Mask
bits : 1 - 0 (0 bit)

Enumeration:

0 : disabled

Disable interrupt mask

1 : enabled

Enable interrupt mask

End of enumeration elements list.

P2 : Port2 Interrupt Mask
bits : 2 - 1 (0 bit)

Enumeration:

0 : disabled

Disable interrupt mask

1 : enabled

Enable interrupt mask

End of enumeration elements list.

P3 : Port3 Interrupt Mask
bits : 3 - 2 (0 bit)

Enumeration:

0 : disabled

Disable interrupt mask

1 : enabled

Enable interrupt mask

End of enumeration elements list.

P4 : Port4 Interrupt Mask
bits : 4 - 3 (0 bit)

Enumeration:

0 : disabled

Disable interrupt mask

1 : enabled

Enable interrupt mask

End of enumeration elements list.

P5 : Port5 Interrupt Mask
bits : 5 - 4 (0 bit)

Enumeration:

0 : disabled

Disable interrupt mask

1 : enabled

Enable interrupt mask

End of enumeration elements list.

P6 : Port6 Interrupt Mask
bits : 6 - 5 (0 bit)

Enumeration:

0 : disabled

Disable interrupt mask

1 : enabled

Enable interrupt mask

End of enumeration elements list.

P7 : Port7 Interrupt Mask
bits : 7 - 6 (0 bit)

Enumeration:

0 : disabled

Disable interrupt mask

1 : enabled

Enable interrupt mask

End of enumeration elements list.


OUTEN

GPIO Port Output Enable
address_offset : 0x4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OUTEN OUTEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3 P4 P5 P6 P7

P0 : Port output enable 0
bits : 0 - -1 (0 bit)

Enumeration:

0 : low

Output disabled, high-impedance state

1 : high

Output state set by GPIOn->OUT.P0

End of enumeration elements list.

P1 : Port output enable 1
bits : 1 - 0 (0 bit)

Enumeration:

0 : low

Output disabled, high-impedance state

1 : high

Output state set by GPIOn->OUT.P1

End of enumeration elements list.

P2 : Port output enable 2
bits : 2 - 1 (0 bit)

Enumeration:

0 : low

Output disabled, high-impedance state

1 : high

Output state set by GPIOn->OUT.P2

End of enumeration elements list.

P3 : Port output enable 3
bits : 3 - 2 (0 bit)

Enumeration:

0 : low

Output disabled, high-impedance state

1 : high

Output state set by GPIOn->OUT.P3

End of enumeration elements list.

P4 : Port output enable 4
bits : 4 - 3 (0 bit)

Enumeration:

0 : low

Output disabled, high-impedance state

1 : high

Output state set by GPIOn->OUT.P4

End of enumeration elements list.

P5 : Port output enable 5
bits : 5 - 4 (0 bit)

Enumeration:

0 : low

Output disabled, high-impedance state

1 : high

Output state set by GPIOn->OUT.P5

End of enumeration elements list.

P6 : Port output enable 6
bits : 6 - 5 (0 bit)

Enumeration:

0 : low

Output disabled, high-impedance state

1 : high

Output state set by GPIOn->OUT.P6

End of enumeration elements list.

P7 : Port output enable 7
bits : 7 - 6 (0 bit)

Enumeration:

0 : low

Output disabled, high-impedance state

1 : high

Output state set by GPIOn->OUT.P7

End of enumeration elements list.


DS

GPIO Port Output Drive Strength Select
address_offset : 0x8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DS DS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3 P4 P5 P6 P7

P0 : Port output drive strength select 0
bits : 0 - -1 (0 bit)

Enumeration:

0 : low

Low output drive strength selected

1 : high

High output drive strength selected

End of enumeration elements list.

P1 : Port output drive strength select 1
bits : 1 - 0 (0 bit)

Enumeration:

0 : low

Low output drive strength selected

1 : high

High output drive strength selected

End of enumeration elements list.

P2 : Port output drive strength select 2
bits : 2 - 1 (0 bit)

Enumeration:

0 : low

Low output drive strength selected

1 : high

High output drive strength selected

End of enumeration elements list.

P3 : Port output drive strength select 3
bits : 3 - 2 (0 bit)

Enumeration:

0 : low

Low output drive strength selected

1 : high

High output drive strength selected

End of enumeration elements list.

P4 : Port output drive strength select 4
bits : 4 - 3 (0 bit)

Enumeration:

0 : low

Low output drive strength selected

1 : high

High output drive strength selected

End of enumeration elements list.

P5 : Port output drive strength select 5
bits : 5 - 4 (0 bit)

Enumeration:

0 : low

Low output drive strength selected

1 : high

High output drive strength selected

End of enumeration elements list.

P6 : Port output drive strength select 6
bits : 6 - 5 (0 bit)

Enumeration:

0 : low

Low output drive strength selected

1 : high

High output drive strength selected

End of enumeration elements list.

P7 : Port output drive strength select 7
bits : 7 - 6 (0 bit)

Enumeration:

0 : low

Low output drive strength selected

1 : high

High output drive strength selected

End of enumeration elements list.


PU

GPIO Port Weak Pull Up
address_offset : 0xC Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PU PU read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 P1 P2 P3 P4 P5 P6 P7

P0 : Port0 weak pull-up select
bits : 0 - -1 (0 bit)

Enumeration:

0 : disabled

Weak pull-up disabled

1 : enabled

Weak pull-up to VCCIO enabled

End of enumeration elements list.

P1 : Port1 weak pull-up select
bits : 1 - 0 (0 bit)

Enumeration:

0 : disabled

Weak pull-up disabled

1 : enabled

Weak pull-up to VCCIO enabled

End of enumeration elements list.

P2 : Port2 weak pull-up select
bits : 2 - 1 (0 bit)

Enumeration:

0 : disabled

Weak pull-up disabled

1 : enabled

Weak pull-up to VCCIO enabled

End of enumeration elements list.

P3 : Port3 weak pull-up select
bits : 3 - 2 (0 bit)

Enumeration:

0 : disabled

Weak pull-up disabled

1 : enabled

Weak pull-up to VCCIO enabled

End of enumeration elements list.

P4 : Port4 weak pull-up select
bits : 4 - 3 (0 bit)

Enumeration:

0 : disabled

Weak pull-up disabled

1 : enabled

Weak pull-up to VCCIO enabled

End of enumeration elements list.

P5 : Port5 weak pull-up select
bits : 5 - 4 (0 bit)

Enumeration:

0 : disabled

Weak pull-up disabled

1 : enabled

Weak pull-up to VCCIO enabled

End of enumeration elements list.

P6 : Port6 weak pull-up select
bits : 6 - 5 (0 bit)

Enumeration:

0 : disabled

Weak pull-up disabled

1 : enabled

Weak pull-up to VCCIO enabled

End of enumeration elements list.

P7 : Port7 weak pull-up select
bits : 7 - 6 (0 bit)

Enumeration:

0 : disabled

Weak pull-up disabled

1 : enabled

Weak pull-up to VCCIO enabled

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.