\n

PWRCTL

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x2C byte (0x0)
mem_usage : registers
protection : not protected

Registers

PWRMOD

PWRKEY


PWRMOD

Power modes register
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWRMOD PWRMOD read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 MOD WICENACK

MOD : Power Mode
bits : 0 - 2 (3 bit)

Enumeration:

0 : FULLACTIVE

None

1 : MCUHALT

None

2 : PERHALT

None

3 : SYSHALT

None

4 : TOTALHALT

None

5 : HIBERNATE

None

End of enumeration elements list.

WICENACK : For Deepsleep mode only
bits : 3 - 3 (1 bit)

Enumeration:

0 : DIS

None

1 : EN

None

End of enumeration elements list.


PWRKEY

Key protection for the PWRMOD register.
address_offset : 0x4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWRKEY PWRKEY read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VALUE

VALUE : Key value
bits : 0 - 15 (16 bit)

Enumeration:

18521 : KEY1

None

62075 : KEY2

None

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.