\n

CRC0

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x100 byte (0x0)
mem_usage : registers
protection : not protected

Registers

CTL

IPBYTE

IPBITS0

IPBITS1

IPBITS2

IPBITS3

IPBITS4

IPBITS5

IPBITS6

IPBITS7

IPBITS[0]

IPBITS[1]

IPDATA

IPBITS[2]

IPBITS[3]

IPBITS[4]

IPBITS[5]

RESULT

IPBITS[6]

IPBITS[7]

POLY


CTL

CRC Control
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CTL CTL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN LSBFIRST BITMIRR BYTMIRR W16SWP RevID

EN : CRC Peripheral Enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : CRC_DIS

CRC peripheral is disabled

1 : CRC_EN

CRC peripheral is enabled

End of enumeration elements list.

LSBFIRST : LSB First Calculation Order
bits : 1 - 1 (1 bit)
access : read-write

Enumeration:

0 : MSB_FIRST

MSB First CRC calculation is done

1 : LSB_FIRST

LSB First CRC calculation is done

End of enumeration elements list.

BITMIRR : Bit Mirroring
bits : 2 - 2 (1 bit)
access : read-write

Enumeration:

0 : BITMIRR_DIS

Bit Mirroring is disabled

1 : BITMIRR_EN

Bit Mirroring is enabled

End of enumeration elements list.

BYTMIRR : Byte Mirroring
bits : 3 - 3 (1 bit)
access : read-write

Enumeration:

0 : BYTEMIR_DIS

Byte Mirroring is disabled

1 : BYTEMIR_EN

Byte Mirroring is enabled

End of enumeration elements list.

W16SWP : Word16 Swap
bits : 4 - 4 (1 bit)
access : read-write

Enumeration:

0 : W16SP_DIS

Word16 Swap disabled

1 : W16SP_EN

Word16 Swap enabled

End of enumeration elements list.

RevID : Revision ID
bits : 28 - 31 (4 bit)
access : read-only


IPBYTE

Input Data Byte
address_offset : 0x10 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
alternate_register : IPBITS0
reset_Mask : 0x0

IPBYTE IPBYTE read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATA_BYTE

DATA_BYTE : Input Data Byte
bits : 0 - 7 (8 bit)
access : write-only


IPBITS0

Input Data Bits
address_offset : 0x10 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPBITS0 IPBITS0 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATA_BITS

DATA_BITS : Input Data Bits
bits : 0 - 7 (8 bit)
access : write-only


IPBITS1

Input Data Bits
address_offset : 0x11 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPBITS1 IPBITS1 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATA_BITS

DATA_BITS : Input Data Bits
bits : 0 - 7 (8 bit)
access : write-only


IPBITS2

Input Data Bits
address_offset : 0x12 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPBITS2 IPBITS2 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATA_BITS

DATA_BITS : Input Data Bits
bits : 0 - 7 (8 bit)
access : write-only


IPBITS3

Input Data Bits
address_offset : 0x13 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPBITS3 IPBITS3 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATA_BITS

DATA_BITS : Input Data Bits
bits : 0 - 7 (8 bit)
access : write-only


IPBITS4

Input Data Bits
address_offset : 0x14 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPBITS4 IPBITS4 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATA_BITS

DATA_BITS : Input Data Bits
bits : 0 - 7 (8 bit)
access : write-only


IPBITS5

Input Data Bits
address_offset : 0x15 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPBITS5 IPBITS5 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATA_BITS

DATA_BITS : Input Data Bits
bits : 0 - 7 (8 bit)
access : write-only


IPBITS6

Input Data Bits
address_offset : 0x16 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPBITS6 IPBITS6 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATA_BITS

DATA_BITS : Input Data Bits
bits : 0 - 7 (8 bit)
access : write-only


IPBITS7

Input Data Bits
address_offset : 0x17 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPBITS7 IPBITS7 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATA_BITS

DATA_BITS : Input Data Bits
bits : 0 - 7 (8 bit)
access : write-only


IPBITS[0]

Input Data Bits
address_offset : 0x20 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPBITS[0] IPBITS[0] read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATA_BITS

DATA_BITS : Input Data Bits
bits : 0 - 7 (8 bit)
access : write-only


IPBITS[1]

Input Data Bits
address_offset : 0x31 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPBITS[1] IPBITS[1] read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATA_BITS

DATA_BITS : Input Data Bits
bits : 0 - 7 (8 bit)
access : write-only


IPDATA

Input Data Word
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPDATA IPDATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VALUE

VALUE : Data Input
bits : 0 - 31 (32 bit)
access : write-only


IPBITS[2]

Input Data Bits
address_offset : 0x43 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPBITS[2] IPBITS[2] read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATA_BITS

DATA_BITS : Input Data Bits
bits : 0 - 7 (8 bit)
access : write-only


IPBITS[3]

Input Data Bits
address_offset : 0x56 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPBITS[3] IPBITS[3] read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATA_BITS

DATA_BITS : Input Data Bits
bits : 0 - 7 (8 bit)
access : write-only


IPBITS[4]

Input Data Bits
address_offset : 0x6A Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPBITS[4] IPBITS[4] read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATA_BITS

DATA_BITS : Input Data Bits
bits : 0 - 7 (8 bit)
access : write-only


IPBITS[5]

Input Data Bits
address_offset : 0x7F Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPBITS[5] IPBITS[5] read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATA_BITS

DATA_BITS : Input Data Bits
bits : 0 - 7 (8 bit)
access : write-only


RESULT

CRC Result
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RESULT RESULT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VALUE

VALUE : CRC Residue
bits : 0 - 31 (32 bit)
access : read-write


IPBITS[6]

Input Data Bits
address_offset : 0x95 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPBITS[6] IPBITS[6] read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATA_BITS

DATA_BITS : Input Data Bits
bits : 0 - 7 (8 bit)
access : write-only


IPBITS[7]

Input Data Bits
address_offset : 0xAC Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPBITS[7] IPBITS[7] read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATA_BITS

DATA_BITS : Input Data Bits
bits : 0 - 7 (8 bit)
access : write-only


POLY

Programmable CRC Polynomial
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

POLY POLY read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VALUE

VALUE : CRC Reduction Polynomial
bits : 0 - 31 (32 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.