Embeetle, an IDE designed from scratch for embedded software developers.address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection : not protected
Port 0 Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
P0DATA0 : Data of GPIO0.0
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.0 is 0
1 : 1
GPIO0.0 is 1
End of enumeration elements list.
P0DATA1 : Data of GPIO0.1
bits : 1 - 2 (2 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.1 is 0
1 : 1
GPIO0.1 is 1
End of enumeration elements list.
P0DATA2 : Data of GPIO0.2
bits : 2 - 4 (3 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.2 is 0
1 : 1
GPIO0.2 is 1
End of enumeration elements list.
P0DATA3 : Data of GPIO0.3
bits : 3 - 6 (4 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.3 is 0
1 : 1
GPIO0.3 is 1
End of enumeration elements list.
P0DATA4 : Data of GPIO0.4
bits : 4 - 8 (5 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.4 is 0
1 : 1
GPIO0.4 is 1
End of enumeration elements list.
P0DATA5 : Data of GPIO0.5
bits : 5 - 10 (6 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.5 is 0
1 : 1
GPIO0.5 is 1
End of enumeration elements list.
P0DATA6 : Data of GPIO0.6
bits : 6 - 12 (7 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.6 is 0
1 : 1
GPIO0.6 is 1
End of enumeration elements list.
P0DATA7 : Data of GPIO0.7
bits : 7 - 14 (8 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.7 is 0
1 : 1
GPIO0.7 is 1
End of enumeration elements list.
P0DATA8 : Data of GPIO0.8
bits : 8 - 16 (9 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.8 is 0
1 : 1
GPIO0.8 is 1
End of enumeration elements list.
P0DATA9 : Data of GPIO0.9
bits : 9 - 18 (10 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.9 is 0
1 : 1
GPIO0.9 is 1
End of enumeration elements list.
P0DATA10 : Data of GPIO0.10
bits : 10 - 20 (11 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.10 is 0
1 : 1
GPIO0.10 is 1
End of enumeration elements list.
P0DATA11 : Data of GPIO0.11
bits : 11 - 22 (12 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.11 is 0
1 : 1
GPIO0.11 is 1
End of enumeration elements list.
P0DATA12 : Data of GPIO0.12
bits : 12 - 24 (13 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.12 is 0
1 : 1
GPIO0.12 is 1
End of enumeration elements list.
P0DATA13 : Data of GPIO0.13
bits : 13 - 26 (14 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.13 is 0
1 : 1
GPIO0.13 is 1
End of enumeration elements list.
P0DATA14 : Data of GPIO0.14
bits : 14 - 28 (15 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.14 is 0
1 : 1
GPIO0.14 is 1
End of enumeration elements list.
P0DATA15 : Data of GPIO0.15
bits : 15 - 30 (16 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.15 is 0
1 : 1
GPIO0.15 is 1
End of enumeration elements list.
P0DATA16 : Data of GPIO0.16
bits : 16 - 32 (17 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.16 is 0
1 : 1
GPIO0.16 is 1
End of enumeration elements list.
P0DATA17 : Data of GPIO0.17
bits : 17 - 34 (18 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.17 is 0
1 : 1
GPIO0.17 is 1
End of enumeration elements list.
P0DATA18 : Data of GPIO0.18
bits : 18 - 36 (19 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.18 is 0
1 : 1
GPIO0.18 is 1
End of enumeration elements list.
P0DATA19 : Data of GPIO0.19
bits : 19 - 38 (20 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.19 is 0
1 : 1
GPIO0.19 is 1
End of enumeration elements list.
P0DATA20 : Data of GPIO0.20
bits : 20 - 40 (21 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.20 is 0
1 : 1
GPIO0.20 is 1
End of enumeration elements list.
P0DATA21 : Data of GPIO0.21
bits : 21 - 42 (22 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.21 is 0
1 : 1
GPIO0.21 is 1
End of enumeration elements list.
P0DATA22 : Data of GPIO0.22
bits : 22 - 44 (23 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.22 is 0
1 : 1
GPIO0.22 is 1
End of enumeration elements list.
P0DATA23 : Data of GPIO0.23
bits : 23 - 46 (24 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.23 is 0
1 : 1
GPIO0.23 is 1
End of enumeration elements list.
Port 0 Data Register access by Pin
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
alternate_register : P0DATA
reset_Mask : 0x0
Port 0 Output Enable Set Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
P0OUTENABLESET0 : Output Enable Set of GPIO0.0
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.0
End of enumeration elements list.
P0OUTENABLESET1 : Output Enable Set of GPIO0.1
bits : 1 - 2 (2 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.1
End of enumeration elements list.
P0OUTENABLESET2 : Output Enable Set of GPIO0.2
bits : 2 - 4 (3 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.2
End of enumeration elements list.
P0OUTENABLESET3 : Output Enable Set of GPIO0.3
bits : 3 - 6 (4 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.3
End of enumeration elements list.
P0OUTENABLESET4 : Output Enable Set of GPIO0.4
bits : 4 - 8 (5 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.4
End of enumeration elements list.
P0OUTENABLESET5 : Output Enable Set of GPIO0.5
bits : 5 - 10 (6 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.5
End of enumeration elements list.
P0OUTENABLESET6 : Output Enable Set of GPIO0.6
bits : 6 - 12 (7 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.6
End of enumeration elements list.
P0OUTENABLESET7 : Output Enable Set of GPIO0.7
bits : 7 - 14 (8 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.7
End of enumeration elements list.
P0OUTENABLESET8 : Output Enable Set of GPIO0.8
bits : 8 - 16 (9 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.8
End of enumeration elements list.
P0OUTENABLESET9 : Output Enable Set of GPIO0.9
bits : 9 - 18 (10 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.9
End of enumeration elements list.
P0OUTENABLESET10 : Output Enable Set of GPIO0.10
bits : 10 - 20 (11 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.10
End of enumeration elements list.
P0OUTENABLESET11 : Output Enable Set of GPIO0.11
bits : 11 - 22 (12 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.11
End of enumeration elements list.
P0OUTENABLESET12 : Output Enable Set of GPIO0.12
bits : 12 - 24 (13 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.12
End of enumeration elements list.
P0OUTENABLESET13 : Output Enable Set of GPIO0.13
bits : 13 - 26 (14 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.13
End of enumeration elements list.
P0OUTENABLESET14 : Output Enable Set of GPIO0.14
bits : 14 - 28 (15 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.14
End of enumeration elements list.
P0OUTENABLESET15 : Output Enable Set of GPIO0.15
bits : 15 - 30 (16 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.15
End of enumeration elements list.
P0OUTENABLESET16 : Output Enable Set of GPIO0.16
bits : 16 - 32 (17 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.16
End of enumeration elements list.
P0OUTENABLESET17 : Output Enable Set of GPIO0.17
bits : 17 - 34 (18 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.17
End of enumeration elements list.
P0OUTENABLESET18 : Output Enable Set of GPIO0.18
bits : 18 - 36 (19 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.18
End of enumeration elements list.
P0OUTENABLESET19 : Output Enable Set of GPIO0.19
bits : 19 - 38 (20 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.19
End of enumeration elements list.
P0OUTENABLESET20 : Output Enable Set of GPIO0.20
bits : 20 - 40 (21 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.20
End of enumeration elements list.
P0OUTENABLESET21 : Output Enable Set of GPIO0.21
bits : 21 - 42 (22 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.21
End of enumeration elements list.
P0OUTENABLESET22 : Output Enable Set of GPIO0.22
bits : 22 - 44 (23 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.22
End of enumeration elements list.
P0OUTENABLESET23 : Output Enable Set of GPIO0.23
bits : 23 - 46 (24 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Set of GPIO0.23
End of enumeration elements list.
Upper byte Masked Access Register
address_offset : 0x1000 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Port 0 Output Enable Clear Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
P0OUTENABLECLR0 : 0 Output Enable Clear of GPIO0.0
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output enable clear of GPIO0.0
End of enumeration elements list.
P0OUTENABLECLR1 : Output Enable Clear of GPIO0.1
bits : 1 - 2 (2 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.1
End of enumeration elements list.
P0OUTENABLECLR2 : Output Enable Clear of GPIO0.2
bits : 2 - 4 (3 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.2
End of enumeration elements list.
P0OUTENABLECLR3 : Output Enable Clear of GPIO0.3
bits : 3 - 6 (4 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.3
End of enumeration elements list.
P0OUTENABLECLR4 : Output Enable Clear of GPIO0.4
bits : 4 - 8 (5 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.4
End of enumeration elements list.
P0OUTENABLECLR5 : Output Enable Clear of GPIO0.5
bits : 5 - 10 (6 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.5
End of enumeration elements list.
P0OUTENABLECLR6 : Output Enable Clear of GPIO0.6
bits : 6 - 12 (7 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.6
End of enumeration elements list.
P0OUTENABLECLR7 : Output Enable Clear of GPIO0.7
bits : 7 - 14 (8 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.7
End of enumeration elements list.
P0OUTENABLECLR8 : Output Enable Clear of GPIO0.8
bits : 8 - 16 (9 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.8
End of enumeration elements list.
P0OUTENABLECLR9 : Output Enable Clear of GPIO0.9
bits : 9 - 18 (10 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.9
End of enumeration elements list.
P0OUTENABLECLR10 : Output Enable Clear of GPIO0.10
bits : 10 - 20 (11 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.10
End of enumeration elements list.
P0OUTENABLECLR11 : Output Enable Clear of GPIO0.11
bits : 11 - 22 (12 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.11
End of enumeration elements list.
P0OUTENABLECLR12 : Output Enable Clear of GPIO0.12
bits : 12 - 24 (13 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.12
End of enumeration elements list.
P0OUTENABLECLR13 : Output Enable Clear of GPIO0.13
bits : 13 - 26 (14 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.13
End of enumeration elements list.
P0OUTENABLECLR14 : Output Enable Clear of GPIO0.14
bits : 14 - 28 (15 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.14
End of enumeration elements list.
P0OUTENABLECLR15 : Output Enable Clear of GPIO0.15
bits : 15 - 30 (16 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.15
End of enumeration elements list.
P0OUTENABLECLR16 : Output Enable Clear of GPIO0.16
bits : 16 - 32 (17 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.16
End of enumeration elements list.
P0OUTENABLECLR17 : Output Enable Clear of GPIO0.17
bits : 17 - 34 (18 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.17
End of enumeration elements list.
P0OUTENABLECLR18 : Output Enable Clear of GPIO0.18
bits : 18 - 36 (19 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.18
End of enumeration elements list.
P0OUTENABLECLR19 : Output Enable Clear of GPIO0.19
bits : 19 - 38 (20 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.19
End of enumeration elements list.
P0OUTENABLECLR20 : Output Enable Clear of GPIO0.20
bits : 20 - 40 (21 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.20
End of enumeration elements list.
P0OUTENABLECLR21 : Output Enable Clear of GPIO0.21
bits : 21 - 42 (22 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.21
End of enumeration elements list.
P0OUTENABLECLR22 : Output Enable Clear of GPIO0.22
bits : 22 - 44 (23 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.22
End of enumeration elements list.
P0OUTENABLECLR23 : Output Enable Clear of GPIO0.23
bits : 23 - 46 (24 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Output Enable Clear of GPIO0.23
End of enumeration elements list.
Port 0 Alternative Function Set Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
P0ALTFUNCSET0 : Alternative Function Set of GPIO0.0
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.0
End of enumeration elements list.
P0ALTFUNCSET1 : Alternative Function Set of GPIO0.1
bits : 1 - 2 (2 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.1
End of enumeration elements list.
P0ALTFUNCSET2 : Alternative Function Set of GPIO0.2
bits : 2 - 4 (3 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.2
End of enumeration elements list.
P0ALTFUNCSET3 : Alternative Function Set of GPIO0.3
bits : 3 - 6 (4 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.3
End of enumeration elements list.
P0ALTFUNCSET4 : Alternative Function Set of GPIO0.4
bits : 4 - 8 (5 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.4
End of enumeration elements list.
P0ALTFUNCSET5 : Alternative Function Set of GPIO0.5
bits : 5 - 10 (6 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.5
End of enumeration elements list.
P0ALTFUNCSET6 : Alternative Function Set of GPIO0.6
bits : 6 - 12 (7 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.6
End of enumeration elements list.
P0ALTFUNCSET7 : Alternative Function Set of GPIO0.7
bits : 7 - 14 (8 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.7
End of enumeration elements list.
P0ALTFUNCSET8 : Alternative Function Set of GPIO0.8
bits : 8 - 16 (9 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.8
End of enumeration elements list.
P0ALTFUNCSET9 : Alternative Function Set of GPIO0.9
bits : 9 - 18 (10 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.9
End of enumeration elements list.
P0ALTFUNCSET10 : Alternative Function Set of GPIO0.10
bits : 10 - 20 (11 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.10
End of enumeration elements list.
P0ALTFUNCSET11 : Alternative Function Set of GPIO0.11
bits : 11 - 22 (12 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.11
End of enumeration elements list.
P0ALTFUNCSET12 : Alternative Function Set of GPIO0.12
bits : 12 - 24 (13 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.12
End of enumeration elements list.
P0ALTFUNCSET13 : Alternative Function Set of GPIO0.13
bits : 13 - 26 (14 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.13
End of enumeration elements list.
P0ALTFUNCSET14 : Alternative Function Set of GPIO0.14
bits : 14 - 28 (15 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.14
End of enumeration elements list.
P0ALTFUNCSET15 : Alternative Function Set of GPIO0.15
bits : 15 - 30 (16 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.15
End of enumeration elements list.
P0ALTFUNCSET16 : Alternative Function Set of GPIO0.16
bits : 16 - 32 (17 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.16
End of enumeration elements list.
P0ALTFUNCSET17 : Alternative Function Set of GPIO0.17
bits : 17 - 34 (18 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.17
End of enumeration elements list.
P0ALTFUNCSET18 : Alternative Function Set of GPIO0.18
bits : 18 - 36 (19 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.18
End of enumeration elements list.
P0ALTFUNCSET19 : Alternative Function Set of GPIO0.19
bits : 19 - 38 (20 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.19
End of enumeration elements list.
P0ALTFUNCSET20 : Alternative Function Set of GPIO0.20
bits : 20 - 40 (21 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.20
End of enumeration elements list.
P0ALTFUNCSET21 : Alternative Function Set of GPIO0.21
bits : 21 - 42 (22 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.21
End of enumeration elements list.
P0ALTFUNCSET22 : Alternative Function Set of GPIO0.22
bits : 22 - 44 (23 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.22
End of enumeration elements list.
P0ALTFUNCSET23 : Alternative Function Set of GPIO0.23
bits : 23 - 46 (24 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Set of GPIO0.23
End of enumeration elements list.
Port 0 Alternative Function Clear Register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
P0ALTFUNCCLR0 : Alternative Function Clear of GPIO0.0
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.0
End of enumeration elements list.
P0ALTFUNCCLR1 : Alternative Function Clear of GPIO0.1
bits : 1 - 2 (2 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.1
End of enumeration elements list.
P0ALTFUNCCLR2 : Alternative Function Clear of GPIO0.2
bits : 2 - 4 (3 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.2
End of enumeration elements list.
P0ALTFUNCCLR3 : Alternative Function Clear of GPIO0.3
bits : 3 - 6 (4 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.3
End of enumeration elements list.
P0ALTFUNCCLR4 : Alternative Function Clear of GPIO0.4
bits : 4 - 8 (5 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.4
End of enumeration elements list.
P0ALTFUNCCLR5 : Alternative Function Clear of GPIO0.5
bits : 5 - 10 (6 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.5
End of enumeration elements list.
P0ALTFUNCCLR6 : Alternative Function Clear of GPIO0.6
bits : 6 - 12 (7 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.6
End of enumeration elements list.
P0ALTFUNCCLR7 : Alternative Function Clear of GPIO0.7
bits : 7 - 14 (8 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.7
End of enumeration elements list.
P0ALTFUNCCLR8 : Alternative Function Clear of GPIO0.8
bits : 8 - 16 (9 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.8
End of enumeration elements list.
P0ALTFUNCCLR9 : Alternative Function Clear of GPIO0.9
bits : 9 - 18 (10 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.9
End of enumeration elements list.
P0ALTFUNCCLR10 : Alternative Function Clear of GPIO0.10
bits : 10 - 20 (11 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.10
End of enumeration elements list.
P0ALTFUNCCLR11 : Alternative Function Clear of GPIO0.11
bits : 11 - 22 (12 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.11
End of enumeration elements list.
P0ALTFUNCCLR12 : Alternative Function Clear of GPIO0.12
bits : 12 - 24 (13 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.12
End of enumeration elements list.
P0ALTFUNCCLR13 : Alternative Function Clear of GPIO0.13
bits : 13 - 26 (14 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.13
End of enumeration elements list.
P0ALTFUNCCLR14 : Alternative Function Clear of GPIO0.14
bits : 14 - 28 (15 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.14
End of enumeration elements list.
P0ALTFUNCCLR15 : Alternative Function Clear of GPIO0.15
bits : 15 - 30 (16 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.15
End of enumeration elements list.
P0ALTFUNCCLR16 : Alternative Function Clear of GPIO0.16
bits : 16 - 32 (17 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.16
End of enumeration elements list.
P0ALTFUNCCLR17 : Alternative Function Clear of GPIO0.17
bits : 17 - 34 (18 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.17
End of enumeration elements list.
P0ALTFUNCCLR18 : Alternative Function Clear of GPIO0.18
bits : 18 - 36 (19 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.18
End of enumeration elements list.
P0ALTFUNCCLR19 : Alternative Function Clear of GPIO0.19
bits : 19 - 38 (20 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.19
End of enumeration elements list.
P0ALTFUNCCLR20 : Alternative Function Clear of GPIO0.20
bits : 20 - 40 (21 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.20
End of enumeration elements list.
P0ALTFUNCCLR21 : Alternative Function Clear of GPIO0.21
bits : 21 - 42 (22 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.21
End of enumeration elements list.
P0ALTFUNCCLR22 : Alternative Function Clear of GPIO0.22
bits : 22 - 44 (23 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.22
End of enumeration elements list.
P0ALTFUNCCLR23 : Alternative Function Clear of GPIO0.23
bits : 23 - 46 (24 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Alternative Function Clear of GPIO0.23
End of enumeration elements list.
Port 0 Interrupt Enable Set Register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
P0INTENSET0 : Interrupt Enable Set of GPIO0.0
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.0
End of enumeration elements list.
P0INTENSET1 : Interrupt Enable Set of GPIO0.1
bits : 1 - 2 (2 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.1
End of enumeration elements list.
P0INTENSET2 : Interrupt Enable Set of GPIO0.2
bits : 2 - 4 (3 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.2
End of enumeration elements list.
P0INTENSET3 : Interrupt Enable Set of GPIO0.3
bits : 3 - 6 (4 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.3
End of enumeration elements list.
P0INTENSET4 : Interrupt Enable Set of GPIO0.4
bits : 4 - 8 (5 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.4
End of enumeration elements list.
P0INTENSET5 : Interrupt Enable Set of GPIO0.5
bits : 5 - 10 (6 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.5
End of enumeration elements list.
P0INTENSET6 : Interrupt Enable Set of GPIO0.6
bits : 6 - 12 (7 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.6
End of enumeration elements list.
P0INTENSET7 : Interrupt Enable Set of GPIO0.7
bits : 7 - 14 (8 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.7
End of enumeration elements list.
P0INTENSET8 : Interrupt Enable Set of GPIO0.8
bits : 8 - 16 (9 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.8
End of enumeration elements list.
P0INTENSET9 : Interrupt Enable Set of GPIO0.9
bits : 9 - 18 (10 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.9
End of enumeration elements list.
P0INTENSET10 : Interrupt Enable Set of GPIO0.10
bits : 10 - 20 (11 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.10
End of enumeration elements list.
P0INTENSET11 : Interrupt Enable Set of GPIO0.11
bits : 11 - 22 (12 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.11
End of enumeration elements list.
P0INTENSET12 : Interrupt Enable Set of GPIO0.12
bits : 12 - 24 (13 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.12
End of enumeration elements list.
P0INTENSET13 : Interrupt Enable Set of GPIO0.13
bits : 13 - 26 (14 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.13
End of enumeration elements list.
P0INTENSET14 : Interrupt Enable Set of GPIO0.14
bits : 14 - 28 (15 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.14
End of enumeration elements list.
P0INTENSET15 : Interrupt Enable Set of GPIO0.15
bits : 15 - 30 (16 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.15
End of enumeration elements list.
P0INTENSET16 : Interrupt Enable Set of GPIO0.16
bits : 16 - 32 (17 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.16
End of enumeration elements list.
P0INTENSET17 : Interrupt Enable Set of GPIO0.17
bits : 17 - 34 (18 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.17
End of enumeration elements list.
P0INTENSET18 : Interrupt Enable Set of GPIO0.18
bits : 18 - 36 (19 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.18
End of enumeration elements list.
P0INTENSET19 : Interrupt Enable Set of GPIO0.19
bits : 19 - 38 (20 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.19
End of enumeration elements list.
P0INTENSET20 : Interrupt Enable Set of GPIO0.20
bits : 20 - 40 (21 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.20
End of enumeration elements list.
P0INTENSET21 : Interrupt Enable Set of GPIO0.21
bits : 21 - 42 (22 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.21
End of enumeration elements list.
P0INTENSET22 : Interrupt Enable Set of GPIO0.22
bits : 22 - 44 (23 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.22
End of enumeration elements list.
P0INTENSET23 : Interrupt Enable Set of GPIO0.23
bits : 23 - 46 (24 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Set of GPIO0.23
End of enumeration elements list.
Port 0 Interrupt Enable Clear Register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
P0INTENCLR0 : Interrupt Enable Clear of GPIO0.0
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.0
End of enumeration elements list.
P0INTENCLR1 : Interrupt Enable Clear of GPIO0.1
bits : 1 - 2 (2 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.1
End of enumeration elements list.
P0INTENCLR2 : Interrupt Enable Clear of GPIO0.2
bits : 2 - 4 (3 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.2
End of enumeration elements list.
P0INTENCLR3 : Interrupt Enable Clear of GPIO0.3
bits : 3 - 6 (4 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.3
End of enumeration elements list.
P0INTENCLR4 : Interrupt Enable Clear of GPIO0.4
bits : 4 - 8 (5 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.4
End of enumeration elements list.
P0INTENCLR5 : Interrupt Enable Clear of GPIO0.5
bits : 5 - 10 (6 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.5
End of enumeration elements list.
P0INTENCLR6 : Interrupt Enable Clear of GPIO0.6
bits : 6 - 12 (7 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.6
End of enumeration elements list.
P0INTENCLR7 : Interrupt Enable Clear of GPIO0.7
bits : 7 - 14 (8 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.7
End of enumeration elements list.
P0INTENCLR8 : Interrupt Enable Clear of GPIO0.8
bits : 8 - 16 (9 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.8
End of enumeration elements list.
P0INTENCLR9 : Interrupt Enable Clear of GPIO0.9
bits : 9 - 18 (10 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.9
End of enumeration elements list.
P0INTENCLR10 : Interrupt Enable Clear of GPIO0.10
bits : 10 - 20 (11 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.10
End of enumeration elements list.
P0INTENCLR11 : Interrupt Enable Clear of GPIO0.11
bits : 11 - 22 (12 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.11
End of enumeration elements list.
P0INTENCLR12 : Interrupt Enable Clear of GPIO0.12
bits : 12 - 24 (13 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.12
End of enumeration elements list.
P0INTENCLR13 : Interrupt Enable Clear of GPIO0.13
bits : 13 - 26 (14 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.13
End of enumeration elements list.
P0INTENCLR14 : Interrupt Enable Clear of GPIO0.14
bits : 14 - 28 (15 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.14
End of enumeration elements list.
P0INTENCLR15 : Interrupt Enable Clear of GPIO0.15
bits : 15 - 30 (16 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.15
End of enumeration elements list.
P0INTENCLR16 : Interrupt Enable Clear of GPIO0.16
bits : 16 - 32 (17 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.16
End of enumeration elements list.
P0INTENCLR17 : Interrupt Enable Clear of GPIO0.17
bits : 17 - 34 (18 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.17
End of enumeration elements list.
P0INTENCLR18 : Interrupt Enable Clear of GPIO0.18
bits : 18 - 36 (19 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.18
End of enumeration elements list.
P0INTENCLR19 : Interrupt Enable Clear of GPIO0.19
bits : 19 - 38 (20 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.19
End of enumeration elements list.
P0INTENCLR20 : Interrupt Enable Clear of GPIO0.20
bits : 20 - 40 (21 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.20
End of enumeration elements list.
P0INTENCLR21 : Interrupt Enable Clear of GPIO0.21
bits : 21 - 42 (22 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.21
End of enumeration elements list.
P0INTENCLR22 : Interrupt Enable Clear of GPIO0.22
bits : 22 - 44 (23 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.22
End of enumeration elements list.
P0INTENCLR23 : Interrupt Enable Clear of GPIO0.23
bits : 23 - 46 (24 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Enable Clear of GPIO0.23
End of enumeration elements list.
Port 0 Interrupt Type Set Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
P0INTTYPESET0 : Interrupt type set (interrupt by edge) of GPIO0.0
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.0
End of enumeration elements list.
P0INTTYPESET1 : Interrupt type set (interrupt by edge) of GPIO0.1
bits : 1 - 2 (2 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.1
End of enumeration elements list.
P0INTTYPESET2 : Interrupt type set (interrupt by edge) of GPIO0.2
bits : 2 - 4 (3 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.2
End of enumeration elements list.
P0INTTYPESET3 : Interrupt type set (interrupt by edge) of GPIO0.3
bits : 3 - 6 (4 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.3
End of enumeration elements list.
P0INTTYPESET4 : Interrupt type set (interrupt by edge) of GPIO0.4
bits : 4 - 8 (5 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.4
End of enumeration elements list.
P0INTTYPESET5 : Interrupt type set (interrupt by edge) of GPIO0.5
bits : 5 - 10 (6 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.5
End of enumeration elements list.
P0INTTYPESET6 : Interrupt type set (interrupt by edge) of GPIO0.6
bits : 6 - 12 (7 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.6
End of enumeration elements list.
P0INTTYPESET7 : Interrupt type set (interrupt by edge) of GPIO0.7
bits : 7 - 14 (8 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.7
End of enumeration elements list.
P0INTTYPESET8 : Interrupt type set (interrupt by edge) of GPIO0.8
bits : 8 - 16 (9 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.8
End of enumeration elements list.
P0INTTYPESET9 : Interrupt type set (interrupt by edge) of GPIO0.9
bits : 9 - 18 (10 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.9
End of enumeration elements list.
P0INTTYPESET10 : Interrupt type set (interrupt by edge) of GPIO0.10
bits : 10 - 20 (11 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.10
End of enumeration elements list.
P0INTTYPESET11 : Interrupt type set (interrupt by edge) of GPIO0.11
bits : 11 - 22 (12 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.11
End of enumeration elements list.
P0INTTYPESET12 : Interrupt type set (interrupt by edge) of GPIO0.12
bits : 12 - 24 (13 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.12
End of enumeration elements list.
P0INTTYPESET13 : Interrupt type set (interrupt by edge) of GPIO0.13
bits : 13 - 26 (14 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.13
End of enumeration elements list.
P0INTTYPESET14 : Interrupt type set (interrupt by edge) of GPIO0.14
bits : 14 - 28 (15 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.14
End of enumeration elements list.
P0INTTYPESET15 : Interrupt type set (interrupt by edge) of GPIO0.15
bits : 15 - 30 (16 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.15
End of enumeration elements list.
P0INTTYPESET16 : Interrupt type set (interrupt by edge) of GPIO0.16
bits : 16 - 32 (17 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.16
End of enumeration elements list.
P0INTTYPESET17 : Interrupt type set (interrupt by edge) of GPIO0.17
bits : 17 - 34 (18 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.17
End of enumeration elements list.
P0INTTYPESET18 : Interrupt type set (interrupt by edge) of GPIO0.18
bits : 18 - 36 (19 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.18
End of enumeration elements list.
P0INTTYPESET19 : Interrupt type set (interrupt by edge) of GPIO0.19
bits : 19 - 38 (20 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.19
End of enumeration elements list.
P0INTTYPESET20 : Interrupt type set (interrupt by edge) of GPIO0.20
bits : 20 - 40 (21 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.20
End of enumeration elements list.
P0INTTYPESET21 : Interrupt type set (interrupt by edge) of GPIO0.21
bits : 21 - 42 (22 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.21
End of enumeration elements list.
P0INTTYPESET22 : Interrupt type set (interrupt by edge) of GPIO0.22
bits : 22 - 44 (23 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.22
End of enumeration elements list.
P0INTTYPESET23 : Interrupt type set (interrupt by edge) of GPIO0.23
bits : 23 - 46 (24 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type set (interrupt by edge) of GPIO0.23
End of enumeration elements list.
Port 0 Interrupt Type Clear Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
P0INTTYPECLR0 : Interrupt type clean (interrupt by level) of GPIO0.0
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.0
End of enumeration elements list.
P0INTTYPECLR1 : Interrupt type clean (interrupt by level) of GPIO0.1
bits : 1 - 2 (2 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.1
End of enumeration elements list.
P0INTTYPECLR2 : Interrupt type clean (interrupt by level) of GPIO0.2
bits : 2 - 4 (3 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.2
End of enumeration elements list.
P0INTTYPECLR3 : Interrupt type clean (interrupt by level) of GPIO0.3
bits : 3 - 6 (4 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.3
End of enumeration elements list.
P0INTTYPECLR4 : Interrupt type clean (interrupt by level) of GPIO0.4
bits : 4 - 8 (5 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.4
End of enumeration elements list.
P0INTTYPECLR5 : Interrupt type clean (interrupt by level) of GPIO0.5
bits : 5 - 10 (6 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.5
End of enumeration elements list.
P0INTTYPECLR6 : Interrupt type clean (interrupt by level) of GPIO0.6
bits : 6 - 12 (7 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.6
End of enumeration elements list.
P0INTTYPECLR7 : Interrupt type clean (interrupt by level) of GPIO0.7
bits : 7 - 14 (8 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.7
End of enumeration elements list.
P0INTTYPECLR8 : Interrupt type clean (interrupt by level) of GPIO0.8
bits : 8 - 16 (9 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.8
End of enumeration elements list.
P0INTTYPECLR9 : Interrupt type clean (interrupt by level) of GPIO0.9
bits : 9 - 18 (10 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.9
End of enumeration elements list.
P0INTTYPECLR10 : Interrupt type clean (interrupt by level) of GPIO0.10
bits : 10 - 20 (11 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.10
End of enumeration elements list.
P0INTTYPECLR11 : Interrupt type clean (interrupt by level) of GPIO0.11
bits : 11 - 22 (12 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.11
End of enumeration elements list.
P0INTTYPECLR12 : Interrupt type clean (interrupt by level) of GPIO0.12
bits : 12 - 24 (13 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.12
End of enumeration elements list.
P0INTTYPECLR13 : Interrupt type clean (interrupt by level) of GPIO0.13
bits : 13 - 26 (14 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.13
End of enumeration elements list.
P0INTTYPECLR14 : Interrupt type clean (interrupt by level) of GPIO0.14
bits : 14 - 28 (15 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.14
End of enumeration elements list.
P0INTTYPECLR15 : Interrupt type clean (interrupt by level) of GPIO0.15
bits : 15 - 30 (16 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.15
End of enumeration elements list.
P0INTTYPECLR16 : Interrupt type clean (interrupt by level) of GPIO0.16
bits : 16 - 32 (17 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.16
End of enumeration elements list.
P0INTTYPECLR17 : Interrupt type clean (interrupt by level) of GPIO0.17
bits : 17 - 34 (18 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.17
End of enumeration elements list.
P0INTTYPECLR18 : Interrupt type clean (interrupt by level) of GPIO0.18
bits : 18 - 36 (19 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.18
End of enumeration elements list.
P0INTTYPECLR19 : Interrupt type clean (interrupt by level) of GPIO0.19
bits : 19 - 38 (20 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.19
End of enumeration elements list.
P0INTTYPECLR20 : Interrupt type clean (interrupt by level) of GPIO0.20
bits : 20 - 40 (21 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.20
End of enumeration elements list.
P0INTTYPECLR21 : Interrupt type clean (interrupt by level) of GPIO0.21
bits : 21 - 42 (22 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.21
End of enumeration elements list.
P0INTTYPECLR22 : Interrupt type clean (interrupt by level) of GPIO0.22
bits : 22 - 44 (23 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.22
End of enumeration elements list.
P0INTTYPECLR23 : Interrupt type clean (interrupt by level) of GPIO0.23
bits : 23 - 46 (24 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt type clean (interrupt by level) of GPIO0.23
End of enumeration elements list.
Port 0 Interrupt Polarity Set Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
P0INTPOLSET0 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.0
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.0
End of enumeration elements list.
P0INTPOLSET1 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.1
bits : 1 - 2 (2 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.1
End of enumeration elements list.
P0INTPOLSET2 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.2
bits : 2 - 4 (3 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.2
End of enumeration elements list.
P0INTPOLSET3 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.3
bits : 3 - 6 (4 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.3
End of enumeration elements list.
P0INTPOLSET4 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.4
bits : 4 - 8 (5 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.4
End of enumeration elements list.
P0INTPOLSET5 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.5
bits : 5 - 10 (6 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.5
End of enumeration elements list.
P0INTPOLSET6 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.6
bits : 6 - 12 (7 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.6
End of enumeration elements list.
P0INTPOLSET7 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.7
bits : 7 - 14 (8 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.7
End of enumeration elements list.
P0INTPOLSET8 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.8
bits : 8 - 16 (9 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.8
End of enumeration elements list.
P0INTPOLSET9 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.9
bits : 9 - 18 (10 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.9
End of enumeration elements list.
P0INTPOLSET10 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.10
bits : 10 - 20 (11 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.10
End of enumeration elements list.
P0INTPOLSET11 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.11
bits : 11 - 22 (12 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.11
End of enumeration elements list.
P0INTPOLSET12 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.12
bits : 12 - 24 (13 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.12
End of enumeration elements list.
P0INTPOLSET13 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.13
bits : 13 - 26 (14 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.13
End of enumeration elements list.
P0INTPOLSET14 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.14
bits : 14 - 28 (15 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.14
End of enumeration elements list.
P0INTPOLSET15 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.15
bits : 15 - 30 (16 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.15
End of enumeration elements list.
P0INTPOLSET16 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.16
bits : 16 - 32 (17 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.16
End of enumeration elements list.
P0INTPOLSET17 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.17
bits : 17 - 34 (18 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.17
End of enumeration elements list.
P0INTPOLSET18 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.18
bits : 18 - 36 (19 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.18
End of enumeration elements list.
P0INTPOLSET19 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.19
bits : 19 - 38 (20 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.19
End of enumeration elements list.
P0INTPOLSET20 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.20
bits : 20 - 40 (21 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.20
End of enumeration elements list.
P0INTPOLSET21 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.21
bits : 21 - 42 (22 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.21
End of enumeration elements list.
P0INTPOLSET22 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.22
bits : 22 - 44 (23 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.22
End of enumeration elements list.
P0INTPOLSET23 : Interrupt Polarity-level set (high level or rising edge) of GPIO0.23
bits : 23 - 46 (24 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level set (high level or rising edge) of GPIO0.23
End of enumeration elements list.
Port 0 Interrupt Polarity Clear Register
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
P0INTPOLCLR0 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.0
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.0
End of enumeration elements list.
P0INTPOLCLR1 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.1
bits : 1 - 2 (2 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.1
End of enumeration elements list.
P0INTPOLCLR2 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.2
bits : 2 - 4 (3 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.2
End of enumeration elements list.
P0INTPOLCLR3 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.3
bits : 3 - 6 (4 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.3
End of enumeration elements list.
P0INTPOLCLR4 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.4
bits : 4 - 8 (5 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.4
End of enumeration elements list.
P0INTPOLCLR5 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.5
bits : 5 - 10 (6 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.5
End of enumeration elements list.
P0INTPOLCLR6 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.6
bits : 6 - 12 (7 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.6
End of enumeration elements list.
P0INTPOLCLR7 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.7
bits : 7 - 14 (8 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.7
End of enumeration elements list.
P0INTPOLCLR8 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.8
bits : 8 - 16 (9 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.8
End of enumeration elements list.
P0INTPOLCLR9 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.9
bits : 9 - 18 (10 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.9
End of enumeration elements list.
P0INTPOLCLR10 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.10
bits : 10 - 20 (11 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.10
End of enumeration elements list.
P0INTPOLCLR11 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.11
bits : 11 - 22 (12 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.11
End of enumeration elements list.
P0INTPOLCLR12 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.12
bits : 12 - 24 (13 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.12
End of enumeration elements list.
P0INTPOLCLR13 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.13
bits : 13 - 26 (14 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.13
End of enumeration elements list.
P0INTPOLCLR14 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.14
bits : 14 - 28 (15 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.14
End of enumeration elements list.
P0INTPOLCLR15 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.15
bits : 15 - 30 (16 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.15
End of enumeration elements list.
P0INTPOLCLR16 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.16
bits : 16 - 32 (17 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.16
End of enumeration elements list.
P0INTPOLCLR17 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.17
bits : 17 - 34 (18 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.17
End of enumeration elements list.
P0INTPOLCLR18 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.18
bits : 18 - 36 (19 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.18
End of enumeration elements list.
P0INTPOLCLR19 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.19
bits : 19 - 38 (20 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.19
End of enumeration elements list.
P0INTPOLCLR20 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.20
bits : 20 - 40 (21 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.20
End of enumeration elements list.
P0INTPOLCLR21 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.21
bits : 21 - 42 (22 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.21
End of enumeration elements list.
P0INTPOLCLR22 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.22
bits : 22 - 44 (23 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.22
End of enumeration elements list.
P0INTPOLCLR23 : Interrupt Polarity-level clean (low level or falling edge) of GPIO0.23
bits : 23 - 46 (24 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Interrupt Polarity-level clean (low level or falling edge) of GPIO0.23
End of enumeration elements list.
Port 0 Interrupt Request Status Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
P0INTSTATUS0 : Clear interrupt request status of GPIO0.0
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.0
End of enumeration elements list.
P0INTSTATUS1 : Clear interrupt request status of GPIO0.1
bits : 1 - 2 (2 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.1
End of enumeration elements list.
P0INTSTATUS2 : Clear interrupt request status of GPIO0.2
bits : 2 - 4 (3 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.2
End of enumeration elements list.
P0INTSTATUS3 : Clear interrupt request status of GPIO0.3
bits : 3 - 6 (4 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.3
End of enumeration elements list.
P0INTSTATUS4 : Clear interrupt request status of GPIO0.4
bits : 4 - 8 (5 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.4
End of enumeration elements list.
P0INTSTATUS5 : Clear interrupt request status of GPIO0.5
bits : 5 - 10 (6 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.5
End of enumeration elements list.
P0INTSTATUS6 : Clear interrupt request status of GPIO0.6
bits : 6 - 12 (7 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.6
End of enumeration elements list.
P0INTSTATUS7 : Clear interrupt request status of GPIO0.7
bits : 7 - 14 (8 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.7
End of enumeration elements list.
P0INTSTATUS8 : Clear interrupt request status of GPIO0.8
bits : 8 - 16 (9 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.8
End of enumeration elements list.
P0INTSTATUS9 : Clear interrupt request status of GPIO0.9
bits : 9 - 18 (10 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.9
End of enumeration elements list.
P0INTSTATUS10 : Clear interrupt request status of GPIO0.10
bits : 10 - 20 (11 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.10
End of enumeration elements list.
P0INTSTATUS11 : Clear interrupt request status of GPIO0.11
bits : 11 - 22 (12 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.11
End of enumeration elements list.
P0INTSTATUS12 : Clear interrupt request status of GPIO0.12
bits : 12 - 24 (13 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.12
End of enumeration elements list.
P0INTSTATUS13 : Clear interrupt request status of GPIO0.13
bits : 13 - 26 (14 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.13
End of enumeration elements list.
P0INTSTATUS14 : Clear interrupt request status of GPIO0.14
bits : 14 - 28 (15 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.14
End of enumeration elements list.
P0INTSTATUS15 : Clear interrupt request status of GPIO0.15
bits : 15 - 30 (16 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.15
End of enumeration elements list.
P0INTSTATUS16 : Clear interrupt request status of GPIO0.16
bits : 16 - 32 (17 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.16
End of enumeration elements list.
P0INTSTATUS17 : Clear interrupt request status of GPIO0.17
bits : 17 - 34 (18 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.17
End of enumeration elements list.
P0INTSTATUS18 : Clear interrupt request status of GPIO0.18
bits : 18 - 36 (19 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.18
End of enumeration elements list.
P0INTSTATUS19 : Clear interrupt request status of GPIO0.19
bits : 19 - 38 (20 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.19
End of enumeration elements list.
P0INTSTATUS20 : Clear interrupt request status of GPIO0.20
bits : 20 - 40 (21 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.20
End of enumeration elements list.
P0INTSTATUS21 : Clear interrupt request status of GPIO0.21
bits : 21 - 42 (22 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.21
End of enumeration elements list.
P0INTSTATUS22 : Clear interrupt request status of GPIO0.22
bits : 22 - 44 (23 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.22
End of enumeration elements list.
P0INTSTATUS23 : Clear interrupt request status of GPIO0.23
bits : 23 - 46 (24 bit)
access : read-write
Enumeration:
0 : 0
No effect
1 : 1
Clear interrupt request status of GPIO0.23
End of enumeration elements list.
Port 0 Interrupt Request Clear Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
alternate_register : P0INTSTATUS
reset_Mask : 0x0
Port 0 Data Out Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
P0DATAOUT0 : Data Out of GPIO0.0
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.0 is 0
1 : 1
GPIO0.0 is 1
End of enumeration elements list.
P0DATAOUT1 : Data Out of GPIO0.1
bits : 1 - 2 (2 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.1 is 0
1 : 1
GPIO0.1 is 1
End of enumeration elements list.
P0DATAOUT2 : Data Out of GPIO0.2
bits : 2 - 4 (3 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.2 is 0
1 : 1
GPIO0.2 is 1
End of enumeration elements list.
P0DATAOUT3 : Data Out of GPIO0.3
bits : 3 - 6 (4 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.3 is 0
1 : 1
GPIO0.3 is 1
End of enumeration elements list.
P0DATAOUT4 : Data Out of GPIO0.4
bits : 4 - 8 (5 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.4 is 0
1 : 1
GPIO0.4 is 1
End of enumeration elements list.
P0DATAOUT5 : Data Out of GPIO0.5
bits : 5 - 10 (6 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.5 is 0
1 : 1
GPIO0.5 is 1
End of enumeration elements list.
P0DATAOUT6 : Data Out of GPIO0.6
bits : 6 - 12 (7 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.6 is 0
1 : 1
GPIO0.6 is 1
End of enumeration elements list.
P0DATAOUT7 : Data Out of GPIO0.7
bits : 7 - 14 (8 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.7 is 0
1 : 1
GPIO0.7 is 1
End of enumeration elements list.
P0DATAOUT8 : Data Out of GPIO0.8
bits : 8 - 16 (9 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.8 is 0
1 : 1
GPIO0.8 is 1
End of enumeration elements list.
P0DATAOUT9 : Data Out of GPIO0.9
bits : 9 - 18 (10 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.9 is 0
1 : 1
GPIO0.9 is 1
End of enumeration elements list.
P0DATAOUT10 : Data Out of GPIO0.10
bits : 10 - 20 (11 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.10 is 0
1 : 1
GPIO0.10 is 1
End of enumeration elements list.
P0DATAOUT11 : Data Out of GPIO0.11
bits : 11 - 22 (12 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.11 is 0
1 : 1
GPIO0.11 is 1
End of enumeration elements list.
P0DATAOUT12 : Data Out of GPIO0.12
bits : 12 - 24 (13 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.12 is 0
1 : 1
GPIO0.12 is 1
End of enumeration elements list.
P0DATAOUT13 : Data Out of GPIO0.13
bits : 13 - 26 (14 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.13 is 0
1 : 1
GPIO0.13 is 1
End of enumeration elements list.
P0DATAOUT14 : Data Out of GPIO0.14
bits : 14 - 28 (15 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.14 is 0
1 : 1
GPIO0.14 is 1
End of enumeration elements list.
P0DATAOUT15 : Data Out of GPIO0.15
bits : 15 - 30 (16 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.15 is 0
1 : 1
GPIO0.15 is 1
End of enumeration elements list.
P0DATAOUT16 : Data Out of GPIO0.16
bits : 16 - 32 (17 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.16 is 0
1 : 1
GPIO0.16 is 1
End of enumeration elements list.
P0DATAOUT17 : Data Out of GPIO0.17
bits : 17 - 34 (18 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.17 is 0
1 : 1
GPIO0.17 is 1
End of enumeration elements list.
P0DATAOUT18 : Data Out of GPIO0.18
bits : 18 - 36 (19 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.18 is 0
1 : 1
GPIO0.18 is 1
End of enumeration elements list.
P0DATAOUT19 : Data Out of GPIO0.19
bits : 19 - 38 (20 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.19 is 0
1 : 1
GPIO0.19 is 1
End of enumeration elements list.
P0DATAOUT20 : Data Out of GPIO0.20
bits : 20 - 40 (21 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.20 is 0
1 : 1
GPIO0.20 is 1
End of enumeration elements list.
P0DATAOUT21 : Data Out of GPIO0.21
bits : 21 - 42 (22 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.21 is 0
1 : 1
GPIO0.21 is 1
End of enumeration elements list.
P0DATAOUT22 : Data Out of GPIO0.22
bits : 22 - 44 (23 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.22 is 0
1 : 1
GPIO0.22 is 1
End of enumeration elements list.
P0DATAOUT23 : Data Out of GPIO0.23
bits : 23 - 46 (24 bit)
access : read-write
Enumeration:
0 : 0
GPIO0.23 is 0
1 : 1
GPIO0.23 is 1
End of enumeration elements list.
Port 0 Data Out Register access by Pin
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
alternate_register : P0DATAOUT
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x400 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x404 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x408 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x40C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x410 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x414 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x418 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x41C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x420 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x424 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x428 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x42C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x430 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x434 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x438 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x43C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x440 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x444 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x448 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x44C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x450 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x454 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x458 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x45C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x460 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x464 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x468 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x46C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x470 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x474 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x478 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x47C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x480 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x484 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x488 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x48C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x490 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x494 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x498 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x49C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4A0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4A4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4A8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4AC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4B0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4B4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4B8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4BC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4C0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4C4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4C8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4CC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4D0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4D4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4D8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4DC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4E0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4E4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4E8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4EC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4F0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4F4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4F8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x4FC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x500 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x504 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x508 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x50C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x510 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x514 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x518 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x51C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x520 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x524 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x528 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x52C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x530 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x534 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x538 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x53C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x540 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x544 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x548 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x54C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x550 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x554 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x558 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x55C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x560 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x564 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x568 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x56C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x570 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x574 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x578 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x57C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x580 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x584 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x588 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x58C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x590 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x594 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x598 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x59C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5A0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5A4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5A8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5AC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5B0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5B4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5B8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5BC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5C0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5C4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5C8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5CC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5D0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5D4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5D8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5DC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5E0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5E4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5E8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5EC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5F0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5F4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5F8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x5FC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x600 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x604 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x608 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x60C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x610 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x614 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x618 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x61C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x620 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x624 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x628 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x62C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x630 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x634 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x638 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x63C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x640 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x644 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x648 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x64C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x650 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x654 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x658 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x65C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x660 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x664 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x668 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x66C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x670 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x674 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x678 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x67C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x680 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x684 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x688 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x68C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x690 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x694 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x698 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x69C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6A0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6A4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6A8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6AC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6B0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6B4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6B8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6BC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6C0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6C4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6C8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6CC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6D0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6D4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6D8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6DC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6E0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6E4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6E8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6EC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6F0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6F4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6F8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x6FC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x700 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x704 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x708 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x70C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x710 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x714 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x718 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x71C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x720 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x724 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x728 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x72C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x730 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x734 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x738 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x73C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x740 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x744 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x748 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x74C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x750 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x754 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x758 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x75C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x760 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x764 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x768 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x76C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x770 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x774 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x778 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x77C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x780 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x784 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x788 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x78C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x790 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x794 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x798 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x79C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7A0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7A4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7A8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7AC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7B0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7B4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7B8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7BC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7C0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7C4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7C8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7CC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7D0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7D4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7D8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7DC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7E0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7E4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7E8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7EC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7F0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7F4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7F8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x7FC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Port 0 Pull Up Not Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
P0PUN0 : Pull Up of GPIO0.0
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.0 is enable
1 : 1
Pull Up of GPIO0.0 is disable
End of enumeration elements list.
P0PUN1 : Pull Up of GPIO0.1
bits : 1 - 2 (2 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.1 is enable
1 : 1
Pull Up of GPIO0.1 is disable
End of enumeration elements list.
P0PUN2 : Pull Up of GPIO0.2
bits : 2 - 4 (3 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.2 is enable
1 : 1
Pull Up of GPIO0.2 is disable
End of enumeration elements list.
P0PUN3 : Pull Up of GPIO0.3
bits : 3 - 6 (4 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.3 is enable
1 : 1
Pull Up of GPIO0.3 is disable
End of enumeration elements list.
P0PUN4 : Pull Up of GPIO0.4
bits : 4 - 8 (5 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.4 is enable
1 : 1
Pull Up of GPIO0.4 is disable
End of enumeration elements list.
P0PUN5 : Pull Up of GPIO0.5
bits : 5 - 10 (6 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.5 is enable
1 : 1
Pull Up of GPIO0.5 is disable
End of enumeration elements list.
P0PUN6 : Pull Up of GPIO0.6
bits : 6 - 12 (7 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.6 is enable
1 : 1
Pull Up of GPIO0.6 is disable
End of enumeration elements list.
P0PUN7 : Pull Up of GPIO0.7
bits : 7 - 14 (8 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.7 is enable
1 : 1
Pull Up of GPIO0.7 is disable
End of enumeration elements list.
P0PUN8 : Pull Up of GPIO0.8
bits : 8 - 16 (9 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.8 is enable
1 : 1
Pull Up of GPIO0.8 is disable
End of enumeration elements list.
P0PUN9 : Pull Up of GPIO0.9
bits : 9 - 18 (10 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.9 is enable
1 : 1
Pull Up of GPIO0.9 is disable
End of enumeration elements list.
P0PUN10 : Pull Up of GPIO0.10
bits : 10 - 20 (11 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.10 is enable
1 : 1
Pull Up of GPIO0.10 is disable
End of enumeration elements list.
P0PUN11 : Pull Up of GPIO0.11
bits : 11 - 22 (12 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.11 is enable
1 : 1
Pull Up of GPIO0.11 is disable
End of enumeration elements list.
P0PUN12 : Pull Up of GPIO0.12
bits : 12 - 24 (13 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.12 is enable
1 : 1
Pull Up of GPIO0.12 is disable
End of enumeration elements list.
P0PUN13 : Pull Up of GPIO0.13
bits : 13 - 26 (14 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.13 is enable
1 : 1
Pull Up of GPIO0.13 is disable
End of enumeration elements list.
P0PUN14 : Pull Up of GPIO0.14
bits : 14 - 28 (15 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.14 is enable
1 : 1
Pull Up of GPIO0.14 is disable
End of enumeration elements list.
P0PUN15 : Pull Up of GPIO0.15
bits : 15 - 30 (16 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.15 is enable
1 : 1
Pull Up of GPIO0.15 is disable
End of enumeration elements list.
P0PUN16 : Pull Up of GPIO0.16
bits : 16 - 32 (17 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.16 is enable
1 : 1
Pull Up of GPIO0.16 is disable
End of enumeration elements list.
P0PUN17 : Pull Up of GPIO0.17
bits : 17 - 34 (18 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.17 is enable
1 : 1
Pull Up of GPIO0.17 is disable
End of enumeration elements list.
P0PUN18 : Pull Up of GPIO0.18
bits : 18 - 36 (19 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.18 is enable
1 : 1
Pull Up of GPIO0.18 is disable
End of enumeration elements list.
P0PUN19 : Pull Up of GPIO0.19
bits : 19 - 38 (20 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.19 is enable
1 : 1
Pull Up of GPIO0.19 is disable
End of enumeration elements list.
P0PUN20 : Pull Up of GPIO0.20
bits : 20 - 40 (21 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.20 is enable
1 : 1
Pull Up of GPIO0.20 is disable
End of enumeration elements list.
P0PUN21 : Pull Up of GPIO0.21
bits : 21 - 42 (22 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.21 is enable
1 : 1
Pull Up of GPIO0.21 is disable
End of enumeration elements list.
P0PUN22 : Pull Up of GPIO0.22
bits : 22 - 44 (23 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.22 is enable
1 : 1
Pull Up of GPIO0.22 is disable
End of enumeration elements list.
P0PUN23 : Pull Up of GPIO0.23
bits : 23 - 46 (24 bit)
access : read-write
Enumeration:
0 : 0
Pull Up of GPIO0.23 is enable
1 : 1
Pull Up of GPIO0.23 is disable
End of enumeration elements list.
Port 0 Pull Up Not Register access by Pin
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
alternate_register : P0PUN
reset_Mask : 0x0
Lower byte Masked Access Register
address_offset : 0x800 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x800 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x804 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x808 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x80C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x810 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x814 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x818 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x81C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x820 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x824 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x828 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x82C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x830 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x834 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x838 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x83C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x840 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x844 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x848 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x84C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x850 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x854 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x858 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x85C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x860 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x864 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x868 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x86C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x870 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x874 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x878 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x87C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x880 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x884 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x888 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x88C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x890 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x894 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x898 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x89C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8A0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8A4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8A8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8AC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8B0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8B4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8B8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8BC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8C0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8C4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8C8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8CC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8D0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8D4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8D8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8DC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8E0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8E4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8E8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8EC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8F0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8F4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8F8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x8FC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x900 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x904 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x908 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x90C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x910 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x914 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x918 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x91C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x920 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x924 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x928 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x92C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x930 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x934 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x938 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x93C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x940 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x944 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x948 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x94C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x950 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x954 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x958 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x95C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x960 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x964 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x968 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x96C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x970 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x974 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x978 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x97C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x980 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x984 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x988 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x98C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x990 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x994 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x998 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x99C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9A0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9A4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9A8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9AC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9B0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9B4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9B8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9BC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9C0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9C4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9C8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9CC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9D0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9D4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9D8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9DC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9E0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9E4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9E8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9EC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9F0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9F4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9F8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0x9FC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA00 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA04 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA08 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA0C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA5C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA68 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA6C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA70 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA74 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA78 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA7C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA94 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA98 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xA9C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAA0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAA4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAA8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAAC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAB0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAB4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAB8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xABC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAC0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAC4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAC8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xACC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAD0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAD4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAD8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xADC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAE0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAE4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAE8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAEC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAF0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAF4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAF8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xAFC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB00 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB04 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB08 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB0C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB5C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB68 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB6C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB70 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB74 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB78 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB7C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB94 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB98 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xB9C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBA0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBA4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBA8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBAC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBB0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBB4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBB8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBBC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBC0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBC4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBC8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBCC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBD0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBD4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBD8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBDC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBE0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBE4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBE8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBEC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBF0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBF4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBF8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Upper byte Masked Access Register
address_offset : 0xBFC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Port 0 Wakeup Enable Not Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
P0WUN0 : Wakeup of GPIO0.0
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.0 is enable
1 : 1
Wakeup of GPIO0.0 is disable
End of enumeration elements list.
P0WUN1 : Wakeup of GPIO0.1
bits : 1 - 2 (2 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.1 is enable
1 : 1
Wakeup of GPIO0.1 is disable
End of enumeration elements list.
P0WUN2 : Wakeup of GPIO0.2
bits : 2 - 4 (3 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.2 is enable
1 : 1
Wakeup of GPIO0.2 is disable
End of enumeration elements list.
P0WUN3 : Wakeup of GPIO0.3
bits : 3 - 6 (4 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.3 is enable
1 : 1
Wakeup of GPIO0.3 is disable
End of enumeration elements list.
P0WUN4 : Wakeup of GPIO0.4
bits : 4 - 8 (5 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.4 is enable
1 : 1
Wakeup of GPIO0.4 is disable
End of enumeration elements list.
P0WUN5 : Wakeup of GPIO0.5
bits : 5 - 10 (6 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.5 is enable
1 : 1
Wakeup of GPIO0.5 is disable
End of enumeration elements list.
P0WUN6 : Wakeup of GPIO0.6
bits : 6 - 12 (7 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.6 is enable
1 : 1
Wakeup of GPIO0.6 is disable
End of enumeration elements list.
P0WUN7 : Wakeup of GPIO0.7
bits : 7 - 14 (8 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.7 is enable
1 : 1
Wakeup of GPIO0.7 is disable
End of enumeration elements list.
P0WUN8 : Wakeup of GPIO0.8
bits : 8 - 16 (9 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.8 is enable
1 : 1
Wakeup of GPIO0.8 is disable
End of enumeration elements list.
P0WUN9 : Wakeup of GPIO0.9
bits : 9 - 18 (10 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.9 is enable
1 : 1
Wakeup of GPIO0.9 is disable
End of enumeration elements list.
P0WUN10 : Wakeup of GPIO0.10
bits : 10 - 20 (11 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.10 is enable
1 : 1
Wakeup of GPIO0.10 is disable
End of enumeration elements list.
P0WUN11 : Wakeup of GPIO0.11
bits : 11 - 22 (12 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.11 is enable
1 : 1
Wakeup of GPIO0.11 is disable
End of enumeration elements list.
P0WUN12 : Wakeup of GPIO0.12
bits : 12 - 24 (13 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.12 is enable
1 : 1
Wakeup of GPIO0.12 is disable
End of enumeration elements list.
P0WUN13 : Wakeup of GPIO0.13
bits : 13 - 26 (14 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.13 is enable
1 : 1
Wakeup of GPIO0.13 is disable
End of enumeration elements list.
P0WUN14 : Wakeup of GPIO0.14
bits : 14 - 28 (15 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.14 is enable
1 : 1
Wakeup of GPIO0.14 is disable
End of enumeration elements list.
P0WUN15 : Wakeup of GPIO0.15
bits : 15 - 30 (16 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.15 is enable
1 : 1
Wakeup of GPIO0.15 is disable
End of enumeration elements list.
P0WUN16 : Wakeup of GPIO0.16
bits : 16 - 32 (17 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.16 is enable
1 : 1
Wakeup of GPIO0.16 is disable
End of enumeration elements list.
P0WUN17 : Wakeup of GPIO0.17
bits : 17 - 34 (18 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.17 is enable
1 : 1
Wakeup of GPIO0.17 is disable
End of enumeration elements list.
P0WUN18 : Wakeup of GPIO0.18
bits : 18 - 36 (19 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.18 is enable
1 : 1
Wakeup of GPIO0.18 is disable
End of enumeration elements list.
P0WUN19 : Wakeup of GPIO0.19
bits : 19 - 38 (20 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.19 is enable
1 : 1
Wakeup of GPIO0.19 is disable
End of enumeration elements list.
P0WUN20 : Wakeup of GPIO0.20
bits : 20 - 40 (21 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.20 is enable
1 : 1
Wakeup of GPIO0.20 is disable
End of enumeration elements list.
P0WUN21 : Wakeup of GPIO0.21
bits : 21 - 42 (22 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.21 is enable
1 : 1
Wakeup of GPIO0.21 is disable
End of enumeration elements list.
P0WUN22 : Wakeup of GPIO0.22
bits : 22 - 44 (23 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.22 is enable
1 : 1
Wakeup of GPIO0.22 is disable
End of enumeration elements list.
P0WUN23 : Wakeup of GPIO0.23
bits : 23 - 46 (24 bit)
access : read-write
Enumeration:
0 : 0
Wakeup of GPIO0.23 is enable
1 : 1
Wakeup of GPIO0.23 is disable
End of enumeration elements list.
Port 0 Wakeup Enable Not Register access by Pin
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
alternate_register : P0WUN
reset_Mask : 0x0
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.